{"id":"https://openalex.org/W3011140373","doi":"https://doi.org/10.1109/icm48031.2019.9021943","title":"Enhancing the Performance of FPGA Congestion Management via Supervised Learning","display_name":"Enhancing the Performance of FPGA Congestion Management via Supervised Learning","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3011140373","doi":"https://doi.org/10.1109/icm48031.2019.9021943","mag":"3011140373"},"language":"en","primary_location":{"id":"doi:10.1109/icm48031.2019.9021943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm48031.2019.9021943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 31st International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025813221","display_name":"Jeremy Foxcroft","orcid":"https://orcid.org/0009-0002-3250-605X"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Foxcroft","raw_affiliation_strings":["School of Computer Science, University of Guelph, Guelph, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Guelph, Guelph, Canada","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068888605","display_name":"Gary Gr\u00e9wal","orcid":"https://orcid.org/0000-0003-0845-6929"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G. Grewal","raw_affiliation_strings":["School of Computer Science, University of Guelph, Guelph, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Guelph, Guelph, Canada","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011873620","display_name":"Shawki Areibi","orcid":"https://orcid.org/0000-0003-4832-0911"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Areibi","raw_affiliation_strings":["School of Engineering, University of Guelph, Guelph, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Guelph, Guelph, Canada","institution_ids":["https://openalex.org/I79817857"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I79817857"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17441568,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"338","last_page":"341"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7946261167526245},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7537655830383301},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7375722527503967},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6289684176445007},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.451455682516098},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4360281527042389},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.42327597737312317},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39592355489730835},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.18832674622535706},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14593207836151123},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12282401323318481}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7946261167526245},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7537655830383301},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7375722527503967},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6289684176445007},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.451455682516098},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4360281527042389},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.42327597737312317},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39592355489730835},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.18832674622535706},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14593207836151123},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12282401323318481}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm48031.2019.9021943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm48031.2019.9021943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 31st International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2126612998","https://openalex.org/W2139637699","https://openalex.org/W2158961316","https://openalex.org/W2166747627","https://openalex.org/W2328615082","https://openalex.org/W2897505503"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W3183044703","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Placement":[0],"remains":[1],"one":[2],"of":[3,78],"the":[4,9,42,67,75],"most":[5],"critical":[6],"steps":[7],"in":[8,44,47,62],"FPGA":[10],"design":[11],"flow.":[12],"In":[13],"this":[14],"paper,":[15],"a":[16,23,63],"novel":[17],"machine":[18],"learning":[19],"framework":[20,69],"that":[21,59],"enables":[22],"placement":[24,36,65],"tool":[25],"to":[26,31,50],"predict":[27],"key":[28],"parameters":[29],"used":[30],"inflate":[32],"Look-Up-Tables":[33],"(LUTS)":[34],"during":[35],"is":[37],"proposed.":[38],"LUT":[39],"inflation":[40],"assists":[41],"placer":[43],"spreading":[45],"cells":[46],"congested":[48],"regions":[49],"reduce":[51],"congestion":[52],"and":[53,73],"improve":[54],"routability.":[55],"Empirical":[56],"results":[57],"show":[58],"when":[60],"employed":[61],"state-of-the-art":[64],"tool,":[66],"proposed":[68],"improves":[70],"routed":[71],"wirelength":[72],"increases":[74],"total":[76],"number":[77],"routable":[79],"placements":[80],"found.":[81]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}