{"id":"https://openalex.org/W3011931499","doi":"https://doi.org/10.1109/icm48031.2019.9021939","title":"RISC-V based implementation of Programmable Logic Controller on FPGA for Industry 4.0","display_name":"RISC-V based implementation of Programmable Logic Controller on FPGA for Industry 4.0","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3011931499","doi":"https://doi.org/10.1109/icm48031.2019.9021939","mag":"3011931499"},"language":"en","primary_location":{"id":"doi:10.1109/icm48031.2019.9021939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm48031.2019.9021939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 31st International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009410673","display_name":"Hossameldin Eassa","orcid":null},"institutions":[{"id":"https://openalex.org/I59272784","display_name":"Arab Academy for Science, Technology, and Maritime Transport","ror":"https://ror.org/0004vyj87","country_code":"EG","type":"education","lineage":["https://openalex.org/I59272784"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hossameldin Eassa","raw_affiliation_strings":["Electronics and Communications Department, Arab Academy for Science and Technology, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communications Department, Arab Academy for Science and Technology, Cairo, Egypt","institution_ids":["https://openalex.org/I59272784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001909113","display_name":"Ihab Adly","orcid":"https://orcid.org/0000-0003-4513-9818"},"institutions":[{"id":"https://openalex.org/I154023281","display_name":"British University in Egypt","ror":"https://ror.org/0066fxv63","country_code":"EG","type":"education","lineage":["https://openalex.org/I154023281"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ihab Adly","raw_affiliation_strings":["Electrical Engineering Department, The British University in Egypt, Cairo, Egypt","The British University in Egypt,Electrical Engineering Department,Cairo,Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, The British University in Egypt, Cairo, Egypt","institution_ids":["https://openalex.org/I154023281"]},{"raw_affiliation_string":"The British University in Egypt,Electrical Engineering Department,Cairo,Egypt","institution_ids":["https://openalex.org/I154023281"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065922920","display_name":"Hanady H. Issa","orcid":"https://orcid.org/0000-0003-1821-9628"},"institutions":[{"id":"https://openalex.org/I59272784","display_name":"Arab Academy for Science, Technology, and Maritime Transport","ror":"https://ror.org/0004vyj87","country_code":"EG","type":"education","lineage":["https://openalex.org/I59272784"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hanady H. Issa","raw_affiliation_strings":["Electronics and Communications Department, Arab Academy for Science and Technology, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communications Department, Arab Academy for Science and Technology, Cairo, Egypt","institution_ids":["https://openalex.org/I59272784"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2468,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.55697645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"98","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13344","display_name":"Industrial Automation and Control Systems","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8045022487640381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7431032061576843},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6212489604949951},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6209114193916321},{"id":"https://openalex.org/keywords/programmable-logic-controller","display_name":"Programmable logic controller","score":0.5128353238105774},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.48024824261665344},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4678417444229126},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4364078640937805},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4339294731616974},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.41913220286369324},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4154897928237915},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3692242503166199},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3461785912513733},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34493935108184814},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3179734945297241},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29480963945388794},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1869475245475769},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.07759171724319458}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8045022487640381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7431032061576843},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6212489604949951},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6209114193916321},{"id":"https://openalex.org/C37374048","wikidata":"https://www.wikidata.org/wiki/Q188674","display_name":"Programmable logic controller","level":2,"score":0.5128353238105774},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.48024824261665344},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4678417444229126},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4364078640937805},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4339294731616974},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.41913220286369324},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4154897928237915},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3692242503166199},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3461785912513733},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34493935108184814},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3179734945297241},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29480963945388794},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1869475245475769},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.07759171724319458},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm48031.2019.9021939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm48031.2019.9021939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 31st International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1808933589","https://openalex.org/W1832314800","https://openalex.org/W1992002050","https://openalex.org/W1995183172","https://openalex.org/W2003618327","https://openalex.org/W2027396466","https://openalex.org/W2029608738","https://openalex.org/W2043438759","https://openalex.org/W2044972419","https://openalex.org/W2082100948","https://openalex.org/W2152277292","https://openalex.org/W2157505081","https://openalex.org/W2163226520","https://openalex.org/W2176843661","https://openalex.org/W2255572492","https://openalex.org/W2337414885","https://openalex.org/W2414146674","https://openalex.org/W2745310892","https://openalex.org/W2765575083","https://openalex.org/W6682550738","https://openalex.org/W6683879134"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W1528933814","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2014165129","https://openalex.org/W2376859467","https://openalex.org/W2519750906","https://openalex.org/W133576369","https://openalex.org/W2990957507"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,54],"RISC-V":[4,59,74,97],"based":[5,72],"architecture":[6,21],"for":[7,36,107],"implementing":[8],"Programmable":[9,15],"Logic":[10],"Controller":[11],"(PLC)":[12],"on":[13,73,88,92,152],"Field":[14],"Gate":[16],"Array":[17],"(FPGA).":[18],"The":[19,39,135],"proposed":[20,40,136],"makes":[22],"efficient":[23],"use":[24,70],"of":[25,58,110],"FPGA":[26,93,155],"flexibility":[27],"and":[28,61,79,90,148],"performance":[29],"to":[30,49,65,99,121,133],"implement":[31],"PLCs":[32],"that":[33],"are":[34],"ready":[35],"Industry":[37],"4.0":[38],"method":[41],"starts":[42],"by":[43],"converting":[44],"Instruction":[45],"List":[46],"(IL)":[47],"complying":[48],"IEC":[50],"61131-3":[51],"standard":[52],"into":[53,126],"processing":[55],"system":[56],"consisting":[57],"processor":[60,75],"connected":[62],"peripherals":[63],"according":[64],"the":[66,96,101,123],"IL":[67,124,143,146],"program.":[68],"A":[69,113],"case":[71],"is":[76,116,138],"implemented,":[77],"simulated":[78],"tested.":[80],"Selected":[81],"Function":[82],"Blocks":[83],"(FB)":[84],"have":[85],"been":[86],"developed":[87,117],"RTL":[89],"implemented":[91],"along":[94],"with":[95,140],"core":[98],"enhance":[100],"overall":[102],"execution":[103,109],"speed,":[104],"thus":[105],"allowing":[106],"parallel":[108],"non-interlocking":[111],"instructions.":[112],"special":[114],"compiler":[115],"in":[118],"this":[119],"work":[120],"handles":[122],"conversion":[125],"SRAM":[127],"Object":[128],"File":[129],"(SOF)":[130],"downloaded":[131],"directly":[132],"FPGA.":[134],"solution":[137],"tested":[139],"some":[141],"fundamental":[142],"commands,":[144],"long":[145],"programs,":[147],"basic":[149],"function":[150],"blocks":[151],"Altera":[153],"C5G":[154],"development":[156],"kit.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}