{"id":"https://openalex.org/W3011497882","doi":"https://doi.org/10.1109/icm48031.2019.9021474","title":"A Fast and Accurate Geometric Programming Technique for Analog Circuits Sizing","display_name":"A Fast and Accurate Geometric Programming Technique for Analog Circuits Sizing","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3011497882","doi":"https://doi.org/10.1109/icm48031.2019.9021474","mag":"3011497882"},"language":"en","primary_location":{"id":"doi:10.1109/icm48031.2019.9021474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm48031.2019.9021474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 31st International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084215306","display_name":"Abdelrahman Sayed","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Abdelrahman Sayed","raw_affiliation_strings":["Si-Vision, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Si-Vision, Cairo, Egypt","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012834813","display_name":"Ahmed N. Mohieldin","orcid":"https://orcid.org/0000-0001-7500-4514"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Nader Mohieldin","raw_affiliation_strings":["Electronics and Electrical Communications Department, Faculty of Engineering, Cairo University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Electrical Communications Department, Faculty of Engineering, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011455447","display_name":"Mohsen Mahroos","orcid":"https://orcid.org/0000-0002-3702-3877"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohsen Mahroos","raw_affiliation_strings":["Electronics and Electrical Communications Department, Faculty of Engineering, Cairo University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Electrical Communications Department, Faculty of Engineering, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9687,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.77289011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"316","last_page":"319"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/geometric-programming","display_name":"Geometric programming","score":0.7851723432540894},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6490783095359802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5756995677947998},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5228688716888428},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5218961834907532},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5083746314048767},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49208468198776245},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4829899072647095},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4668135643005371},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4575073719024658},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.41964587569236755},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37761104106903076},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.343807190656662},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25274014472961426},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24643662571907043},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21930012106895447},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16345560550689697},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15114974975585938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12684091925621033}],"concepts":[{"id":"https://openalex.org/C20729856","wikidata":"https://www.wikidata.org/wiki/Q2078279","display_name":"Geometric programming","level":2,"score":0.7851723432540894},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6490783095359802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5756995677947998},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5228688716888428},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5218961834907532},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5083746314048767},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49208468198776245},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4829899072647095},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4668135643005371},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4575073719024658},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.41964587569236755},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37761104106903076},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.343807190656662},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25274014472961426},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24643662571907043},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21930012106895447},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16345560550689697},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15114974975585938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12684091925621033},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm48031.2019.9021474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm48031.2019.9021474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 31st International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W148323624","https://openalex.org/W1553149778","https://openalex.org/W2067341947","https://openalex.org/W2088574250","https://openalex.org/W2106476087","https://openalex.org/W2122919983","https://openalex.org/W2123871098","https://openalex.org/W2171048418","https://openalex.org/W2293251717","https://openalex.org/W2434827525","https://openalex.org/W4230336076","https://openalex.org/W6633062741","https://openalex.org/W6683136492"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,27],"fast":[4,29],"optimization":[5,89],"technique":[6,15,46,116],"for":[7],"CMOS":[8],"analog":[9],"circuits":[10],"sizing":[11,25],"is":[12,16,26,75,84,94,117,131],"presented.":[13],"The":[14,44,72,81,104],"based":[17],"on":[18],"geometric":[19,49],"programming":[20,50],"(GP)":[21,51],"optimization.":[22],"Although":[23],"GP":[24],"very":[28],"method,":[30],"it":[31],"produces":[32],"inaccurate":[33],"optimal":[34,129],"solution":[35,130],"due":[36],"to":[37,96],"the":[38,87,98,101,109,114,120,128],"lack":[39],"of":[40,56,100],"accurate":[41,48],"MOSFET":[42,53],"equations.":[43,54],"proposed":[45,102,115],"generates":[47],"compatible":[52],"Generation":[55],"device":[57],"equations":[58],"has":[59],"two":[60],"phases;":[61],"look-up":[62],"table":[63],"(LUT)":[64],"generation":[65],"phase":[66,74,83],"and":[67,126],"monomial":[68],"data":[69],"fitting":[70],"phase.":[71],"first":[73],"completed":[76],"once":[77],"per":[78],"technology":[79],"model.":[80],"second":[82],"performed":[85],"during":[86],"circuit":[88,110,121],"process.":[90],"A":[91],"two-stage":[92],"op-amp":[93],"optimized":[95],"test":[97],"performance":[99,111,122],"technique.":[103],"simulation":[105],"results":[106],"show":[107],"that":[108,127],"achieved":[112],"using":[113],"better":[118],"than":[119],"reported":[123],"in":[124,133],"literature,":[125],"found":[132],"less":[134],"computation":[135],"time.":[136]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2020,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}