{"id":"https://openalex.org/W2943360820","doi":"https://doi.org/10.1109/icm.2018.8704101","title":"DDR2 Memory Controller for Multi-core Systems with AMBA AXI Interface","display_name":"DDR2 Memory Controller for Multi-core Systems with AMBA AXI Interface","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2943360820","doi":"https://doi.org/10.1109/icm.2018.8704101","mag":"2943360820"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2018.8704101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2018.8704101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 30th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059185927","display_name":"Esraa Ahmed Ragab","orcid":"https://orcid.org/0000-0003-3048-5216"},"institutions":[{"id":"https://openalex.org/I96823368","display_name":"German University in Cairo","ror":"https://ror.org/03rjt0z37","country_code":"EG","type":"education","lineage":["https://openalex.org/I96823368"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Esraa Ragab","raw_affiliation_strings":["Electronics Engineering Dept., German University in Cairo, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Dept., German University in Cairo, Cairo, Egypt","institution_ids":["https://openalex.org/I96823368"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039330377","display_name":"Mohamed A. Abd El Ghany","orcid":"https://orcid.org/0000-0002-6282-7738"},"institutions":[{"id":"https://openalex.org/I96823368","display_name":"German University in Cairo","ror":"https://ror.org/03rjt0z37","country_code":"EG","type":"education","lineage":["https://openalex.org/I96823368"]},{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE","EG"],"is_corresponding":false,"raw_author_name":"Mohamed A. Abd El Ghany","raw_affiliation_strings":["Electronics Department, German University in Cairo, Egypt. Integrated Electronic Systems Lab, TU Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Electronics Department, German University in Cairo, Egypt. Integrated Electronic Systems Lab, TU Darmstadt, Germany","institution_ids":["https://openalex.org/I96823368","https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Integrated Electronic Systems Lab, TU Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab, TU Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059185927"],"corresponding_institution_ids":["https://openalex.org/I96823368"],"apc_list":null,"apc_paid":null,"fwci":0.5536,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72516028,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"224","last_page":"227"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7409096956253052},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6821762323379517},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6812846064567566},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.6669612526893616},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5373541116714478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5207783579826355},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.517874002456665},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4072606563568115},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.22521519660949707},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17025050520896912},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15360495448112488},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.13549470901489258}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7409096956253052},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6821762323379517},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6812846064567566},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.6669612526893616},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5373541116714478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5207783579826355},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.517874002456665},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4072606563568115},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22521519660949707},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17025050520896912},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15360495448112488},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.13549470901489258},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icm.2018.8704101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2018.8704101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 30th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:124888","is_oa":false,"landing_page_url":"http://tubiblio.ulb.tu-darmstadt.de/124888/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Konferenzver\u00f6ffentlichung"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1969767362","https://openalex.org/W2090709520","https://openalex.org/W2186478067","https://openalex.org/W2442049994","https://openalex.org/W2557931434","https://openalex.org/W2558008088","https://openalex.org/W2576072272"],"related_works":["https://openalex.org/W3204184292","https://openalex.org/W3176564347","https://openalex.org/W1985458517","https://openalex.org/W2355833770","https://openalex.org/W3031039437","https://openalex.org/W1979131826","https://openalex.org/W2370066713","https://openalex.org/W1984979050","https://openalex.org/W2978161533","https://openalex.org/W2379338802"],"abstract_inverted_index":{"Memories":[0],"are":[1,25],"essential":[2],"components":[3],"of":[4,40,72,97,110],"any":[5],"computer":[6],"system":[7,14],"and":[8,16,21,42,69],"their":[9],"performance":[10],"directly":[11],"affects":[12],"the":[13,38,82,102,111],"speed":[15,104],"efficiency.":[17],"Furthermore,":[18],"faster,":[19],"cheaper":[20],"higher":[22],"capacity":[23],"memories":[24],"a":[26,48],"demand":[27,35],"that":[28,53],"is":[29,64,79,87],"increasing":[30],"each":[31,60],"day":[32],"however":[33],"this":[34],"comes":[36],"at":[37,59],"cost":[39],"complexity":[41],"other":[43],"drawbacks.":[44],"This":[45],"paper":[46],"introduces":[47],"multi-port":[49],"DDR2":[50],"SDRAM":[51],"controller":[52],"supports":[54],"an":[55],"AMBA":[56],"AXI":[57],"interface":[58],"port.":[61],"The":[62,84,108],"design":[63,86,103,112],"responsible":[65],"for":[66],"memory":[67],"initialization":[68],"automatic":[70],"generation":[71],"refresh":[73],"sequences.":[74],"Round":[75],"Robin":[76],"arbitration":[77],"algorithm":[78],"adopted":[80],"in":[81],"design.":[83],"proposed":[85],"successfully":[88],"synthesized":[89],"on":[90],"xc7z020clg484-l":[91],"(zedboard)":[92],"with":[93],"maximum":[94],"operating":[95],"frequency":[96],"212":[98],"MHz":[99],"which":[100],"improves":[101],"by":[105,117],"around":[106,118],"30%.":[107],"area":[109],"has":[113],"been":[114],"also":[115],"improved":[116],"40%.":[119]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-02-26T08:16:20.718346","created_date":"2025-10-10T00:00:00"}