{"id":"https://openalex.org/W2942880836","doi":"https://doi.org/10.1109/icm.2018.8704050","title":"Design and Investigation of Configurable Source Coupled Logic","display_name":"Design and Investigation of Configurable Source Coupled Logic","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2942880836","doi":"https://doi.org/10.1109/icm.2018.8704050","mag":"2942880836"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2018.8704050","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2018.8704050","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 30th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021823528","display_name":"Hossam Hassan","orcid":"https://orcid.org/0000-0003-3932-9009"},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hossam Hassan","raw_affiliation_strings":["Department of Electronics Engineering, Chungbuk National University, Cheongju, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Chungbuk National University, Cheongju, South Korea","institution_ids":["https://openalex.org/I163753206"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032247984","display_name":"HyungWon Kim","orcid":"https://orcid.org/0000-0003-2602-2075"},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"HyungWon Kim","raw_affiliation_strings":["Department of Electronics Engineering, Chungbuk National University, Cheongju, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Chungbuk National University, Cheongju, South Korea","institution_ids":["https://openalex.org/I163753206"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061566407","display_name":"Sameh A. Ibrahim","orcid":"https://orcid.org/0000-0001-8049-1441"},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sameh Ibrahim","raw_affiliation_strings":["Department of Electronics Engineering, Chungbuk National University, Cheongju, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Chungbuk National University, Cheongju, South Korea","institution_ids":["https://openalex.org/I163753206"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5021823528"],"corresponding_institution_ids":["https://openalex.org/I163753206"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1965107,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9812469482421875},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.793342113494873},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6696701645851135},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6563685536384583},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5333381295204163},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5316819548606873},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5107805728912354},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4590751826763153},{"id":"https://openalex.org/keywords/connection","display_name":"Connection (principal bundle)","score":0.4247030019760132},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3989078402519226},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24807903170585632},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15246009826660156}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9812469482421875},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.793342113494873},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6696701645851135},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6563685536384583},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5333381295204163},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5316819548606873},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5107805728912354},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4590751826763153},{"id":"https://openalex.org/C13355873","wikidata":"https://www.wikidata.org/wiki/Q2920850","display_name":"Connection (principal bundle)","level":2,"score":0.4247030019760132},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3989078402519226},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24807903170585632},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15246009826660156},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm.2018.8704050","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2018.8704050","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 30th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1030552310","https://openalex.org/W1481844782","https://openalex.org/W1548813579","https://openalex.org/W1577607842","https://openalex.org/W1997433601","https://openalex.org/W2010633183","https://openalex.org/W2030822983","https://openalex.org/W2036522801","https://openalex.org/W2066735563","https://openalex.org/W2067443146","https://openalex.org/W2099144852","https://openalex.org/W2308583975","https://openalex.org/W2789295024","https://openalex.org/W6632821340"],"related_works":["https://openalex.org/W1534657026","https://openalex.org/W1845449242","https://openalex.org/W2128000918","https://openalex.org/W2918058197","https://openalex.org/W1909493995","https://openalex.org/W91469557","https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W3080559572","https://openalex.org/W2544418033"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"and":[3,92,121],"investigates":[4],"a":[5,82,95,132],"configurable":[6],"source":[7],"coupled":[8],"logic":[9],"(cSCL)":[10],"by":[11,103,122],"configuring":[12,104,123],"the":[13,17,22,26,40,51,55,70,87,105,108,124,127,139],"bulk":[14,37,67],"connection":[15,38,68],"of":[16,39,69,135],"PMOS":[18,41,71],"load":[19,42,72],"transistor.":[20],"In":[21],"low-power":[23,109],"mode":[24,53],"configuration,":[25,54],"circuit":[27,56],"operates":[28,57],"in":[29,50,58,107,126],"weak":[30],"inversion":[31,60],"(i.e.":[32,61],"subthreshold)":[33],"regime,":[34,64],"hence,":[35,65],"its":[36,47,66,77],"transistor":[43,73],"is":[44,74],"connected":[45,75],"to":[46,76,115,138],"drain.":[48],"However,":[49],"highspeed":[52],"strong":[59],"above":[62],"threshold)":[63],"source.":[78],"We":[79],"have":[80],"designed":[81],"3-input":[83],"XOR":[84],"gate":[85],"using":[86,94],"standard":[88,119,140],"CMOS,":[89],"STSCL,":[90],"SCL,":[91],"cSCl":[93],"65":[96],"nm":[97],"CMOS":[98,120],"technology.":[99],"Simulations":[100],"demonstrated":[101],"that,":[102],"cSCL":[106,125],"mode,":[110],"it":[111,129],"can":[112,130],"operate":[113],"up":[114],"4X":[116],"faster":[117],"than":[118],"high-speed,":[128],"provide":[131],"power":[133],"reduction":[134],"62.46%":[136],"compared":[137],"CMOS.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}