{"id":"https://openalex.org/W2786198482","doi":"https://doi.org/10.1109/icm.2017.8268837","title":"FPGA implementation of resistor network for fast segment line detector","display_name":"FPGA implementation of resistor network for fast segment line detector","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786198482","doi":"https://doi.org/10.1109/icm.2017.8268837","mag":"2786198482"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2017.8268837","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2017.8268837","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 29th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082984385","display_name":"Ali A. Abdallah","orcid":"https://orcid.org/0000-0002-6364-3818"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ali Abdallah","raw_affiliation_strings":["University of Rome Tor Vergata"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020172942","display_name":"Daniele Felici","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Felici","raw_affiliation_strings":["University of Rome Tor Vergata"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002010790","display_name":"G. Aielli","orcid":"https://orcid.org/0000-0002-0573-8114"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giulio Aielli","raw_affiliation_strings":["University of Rome Tor Vergata"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105710618","display_name":"Roberto Cardarelli","orcid":null},"institutions":[{"id":"https://openalex.org/I160013858","display_name":"Istituto Nazionale di Fisica Nucleare","ror":"https://ror.org/005ta0471","country_code":"IT","type":"government","lineage":["https://openalex.org/I160013858"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Cardarelli","raw_affiliation_strings":["INFN-Istituto Nazionale di Fisica Nucleare"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INFN-Istituto Nazionale di Fisica Nucleare","institution_ids":["https://openalex.org/I160013858"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.19615611,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12549","display_name":"Image and Object Detection Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12549","display_name":"Image and Object Detection Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9179513454437256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7260304689407349},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6182552576065063},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.6130453944206238},{"id":"https://openalex.org/keywords/weighting","display_name":"Weighting","score":0.5912010669708252},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.588424026966095},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5601436495780945},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.5575947761535645},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4869340658187866},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39310353994369507},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14047342538833618},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11547604203224182},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10611513257026672}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9179513454437256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7260304689407349},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6182552576065063},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.6130453944206238},{"id":"https://openalex.org/C183115368","wikidata":"https://www.wikidata.org/wiki/Q856577","display_name":"Weighting","level":2,"score":0.5912010669708252},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.588424026966095},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5601436495780945},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.5575947761535645},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4869340658187866},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39310353994369507},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14047342538833618},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11547604203224182},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10611513257026672},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm.2017.8268837","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2017.8268837","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 29th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W594283781","https://openalex.org/W1966043707","https://openalex.org/W1999541482","https://openalex.org/W2032227103","https://openalex.org/W2095905764","https://openalex.org/W2145023731","https://openalex.org/W2156953558","https://openalex.org/W2598480883","https://openalex.org/W2613380210"],"related_works":["https://openalex.org/W3200817179","https://openalex.org/W2180954594","https://openalex.org/W2770234245","https://openalex.org/W2052835778","https://openalex.org/W96612179","https://openalex.org/W1960166976","https://openalex.org/W2380067098","https://openalex.org/W1992708211","https://openalex.org/W2049003611","https://openalex.org/W2127804977"],"abstract_inverted_index":{"In":[0],"this":[1],"article":[2],"we":[3],"present":[4],"a":[5,14],"Field":[6],"Programmable":[7],"Gate":[8],"Arrays":[9],"(FPGA)":[10],"implementation":[11,29],"inspired":[12],"by":[13],"weighting":[15],"resistor":[16],"matrix":[17],"(WRM)":[18],"for":[19,53],"fast":[20,48],"discrete":[21],"segment":[22,56],"line":[23],"detection":[24,57],"in":[25],"digital":[26],"images.":[27],"The":[28],"proposed":[30],"here":[31],"achieves":[32],"both":[33],"real":[34,54],"time":[35,55],"processing":[36],"and":[37,46],"very":[38],"good":[39],"performance,":[40],"taking":[41],"advantage":[42],"of":[43,50],"the":[44,47,51],"flexibility":[45],"deployment":[49],"FPGA":[52],"applications.":[58]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}