{"id":"https://openalex.org/W2786091537","doi":"https://doi.org/10.1109/icm.2017.8268819","title":"Multi-step and high-resolution vernier-based TDC architecture","display_name":"Multi-step and high-resolution vernier-based TDC architecture","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786091537","doi":"https://doi.org/10.1109/icm.2017.8268819","mag":"2786091537"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2017.8268819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2017.8268819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 29th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016748669","display_name":"Mostafa Rashdan","orcid":"https://orcid.org/0000-0003-1250-8963"},"institutions":[{"id":"https://openalex.org/I2803079837","display_name":"American University of the Middle East","ror":"https://ror.org/02gqgne03","country_code":"KW","type":"education","lineage":["https://openalex.org/I2803079837"]}],"countries":["KW"],"is_corresponding":true,"raw_author_name":"Mostafa Rashdan","raw_affiliation_strings":["Electrical Engineering Dept., American University of the Middle East (AUM), Egaila, Kuwait"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Dept., American University of the Middle East (AUM), Egaila, Kuwait","institution_ids":["https://openalex.org/I2803079837"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5016748669"],"corresponding_institution_ids":["https://openalex.org/I2803079837"],"apc_list":null,"apc_paid":null,"fwci":0.8601,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.76797733,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.9480874538421631},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6779624819755554},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6433859467506409},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5650686025619507},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.5104078650474548},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4680138826370239},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45343154668807983},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.41231822967529297},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.401878297328949},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3322566747665405},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.20191848278045654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1800537407398224},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08757969737052917}],"concepts":[{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.9480874538421631},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6779624819755554},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6433859467506409},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5650686025619507},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.5104078650474548},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4680138826370239},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45343154668807983},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.41231822967529297},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.401878297328949},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3322566747665405},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.20191848278045654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1800537407398224},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08757969737052917},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C58640448","wikidata":"https://www.wikidata.org/wiki/Q42515","display_name":"Cartography","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm.2017.8268819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2017.8268819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 29th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1972095018","https://openalex.org/W1982382171","https://openalex.org/W1993597884","https://openalex.org/W2027923169","https://openalex.org/W2069324906","https://openalex.org/W2102674458","https://openalex.org/W2108458508","https://openalex.org/W2149726555","https://openalex.org/W2163903773","https://openalex.org/W2166155244","https://openalex.org/W2290610940","https://openalex.org/W2538427779","https://openalex.org/W2740439651","https://openalex.org/W6645730565"],"related_works":["https://openalex.org/W3158414702","https://openalex.org/W4389545333","https://openalex.org/W2296652335","https://openalex.org/W2182982459","https://openalex.org/W2112856903","https://openalex.org/W2541226935","https://openalex.org/W2120912680","https://openalex.org/W3022509112","https://openalex.org/W2547517791","https://openalex.org/W2126265853"],"abstract_inverted_index":{"A":[0,63],"multi-step":[1],"time-to-digital":[2],"converter":[3],"(TDC)":[4],"architecture,":[5],"based":[6],"on":[7],"a":[8,77,100],"Vernier":[9],"delay":[10,39],"line,":[11],"that":[12,103],"achieves":[13,104],"single-cycle":[14,105],"latency":[15,106],"and":[16,38,69,74,107],"high":[17,108],"time":[18,109],"resolution":[19,110],"for":[20,99],"high-data-rate":[21],"applications":[22],"is":[23,86],"presented.":[24,113],"The":[25,46,83,96],"architecture":[26],"uses":[27],"multiple":[28],"TDC":[29,54,65,81,102],"stages":[30],"to":[31,76,91],"reduce":[32],"the":[33,43,50,60],"used":[34],"number":[35],"of":[36,49],"flip-flops":[37],"elements,":[40],"which":[41],"reduces":[42],"power":[44,84],"consumption.":[45],"design":[47,97],"details":[48,98],"two":[51],"step,":[52],"three-step":[53],"architectures":[55],"have":[56],"been":[57,67],"introduced":[58],"using":[59,92],"proposed":[61],"design.":[62],"4-bit":[64,80],"has":[66],"designed":[68],"simulated":[70],"in":[71],"65nm":[72],"CMOS":[73],"compared":[75],"conventional":[78],"Vernier-based":[79],"circuit.":[82],"consumption":[85],"reduced":[87],"by":[88],"50%":[89],"due":[90],"less":[93],"circuit":[94],"components.":[95],"6-bit":[101],"are":[111],"also":[112]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}