{"id":"https://openalex.org/W2785332089","doi":"https://doi.org/10.1109/icm.2017.8268812","title":"An FPGA based DPLL with fuzzy logic controllable loop filters","display_name":"An FPGA based DPLL with fuzzy logic controllable loop filters","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2785332089","doi":"https://doi.org/10.1109/icm.2017.8268812","mag":"2785332089"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2017.8268812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2017.8268812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 29th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037080511","display_name":"Mohieddin Moradi","orcid":null},"institutions":[{"id":"https://openalex.org/I80543232","display_name":"K.N.Toosi University of Technology","ror":"https://ror.org/0433abe34","country_code":"IR","type":"education","lineage":["https://openalex.org/I80543232"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mohieddin Moradi","raw_affiliation_strings":["Faculty of Electrical Engineering, K.N. Toosi University of Technology, Tehran, IRAN"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, K.N. Toosi University of Technology, Tehran, IRAN","institution_ids":["https://openalex.org/I80543232"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074750498","display_name":"Mehdi Ehsanian","orcid":"https://orcid.org/0000-0003-2099-6629"},"institutions":[{"id":"https://openalex.org/I80543232","display_name":"K.N.Toosi University of Technology","ror":"https://ror.org/0433abe34","country_code":"IR","type":"education","lineage":["https://openalex.org/I80543232"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mehdi Ehsanian","raw_affiliation_strings":["Faculty of Electrical Engineering, K.N. Toosi University of Technology, Tehran, IRAN"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, K.N. Toosi University of Technology, Tehran, IRAN","institution_ids":["https://openalex.org/I80543232"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037080511"],"corresponding_institution_ids":["https://openalex.org/I80543232"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20672049,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.7852565050125122},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7725687026977539},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.658524751663208},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5736233592033386},{"id":"https://openalex.org/keywords/fuzzy-logic","display_name":"Fuzzy logic","score":0.5669522881507874},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5594200491905212},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4460594356060028},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4417562782764435},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.413104385137558},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2446402609348297},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19451162219047546},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12663233280181885}],"concepts":[{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.7852565050125122},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7725687026977539},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.658524751663208},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5736233592033386},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.5669522881507874},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5594200491905212},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4460594356060028},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4417562782764435},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.413104385137558},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2446402609348297},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19451162219047546},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12663233280181885},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm.2017.8268812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2017.8268812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 29th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W103546617","https://openalex.org/W592542319","https://openalex.org/W1479678754","https://openalex.org/W1583690512","https://openalex.org/W1986726082","https://openalex.org/W2015542802","https://openalex.org/W2072986801","https://openalex.org/W2089131288","https://openalex.org/W2140847707","https://openalex.org/W2152244785","https://openalex.org/W2737330292","https://openalex.org/W4300218407","https://openalex.org/W6604232209","https://openalex.org/W6654279987"],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W1994021281","https://openalex.org/W2103754166","https://openalex.org/W2043945969","https://openalex.org/W2139484866","https://openalex.org/W2082469970","https://openalex.org/W2058003010"],"abstract_inverted_index":{"Carrier":[0],"recovery":[1],"is":[2,38],"very":[3],"essential":[4],"in":[5,9,31,54,68],"tracking":[6],"systems":[7],"especially":[8],"noisy":[10],"environment":[11],"and":[12,29,51,74,96],"high":[13],"dynamic":[14,30,53,75],"receivers.":[15,56],"There":[16],"are":[17,22],"different":[18],"PLL":[19,37],"approaches":[20],"that":[21],"proposed":[23,39,78],"for":[24,46,71],"making":[25],"compromise":[26],"between":[27],"noise":[28,50,73],"literatures.":[32],"Here,":[33],"a":[34,41,61],"novel":[35],"Digital":[36],"with":[40,49,60],"type-2":[42,62],"fuzzy":[43],"logic":[44],"controller":[45,65],"improving":[47],"compatibility":[48],"user":[52],"digital":[55],"Adjusting":[57],"filter":[58],"coefficients":[59],"Fuzzy":[63],"Logic":[64],"will":[66],"result":[67],"best":[69],"operation":[70],"rejecting":[72],"compensation.":[76],"The":[77],"DPLL":[79],"resultant":[80],"by":[81],"Xilinx":[82],"System":[83],"Generator":[84],"shows":[85],"better":[86],"response":[87],"to":[88],"phase":[89],"step,":[90],"input":[91],"signal":[92],"jitter,":[93],"frequency":[94],"step":[95],"ramp":[97],"signals.":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}