{"id":"https://openalex.org/W2587223443","doi":"https://doi.org/10.1109/icm.2016.7847921","title":"Hardware implementation of a SHA-3 application-specific instruction set processor","display_name":"Hardware implementation of a SHA-3 application-specific instruction set processor","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2587223443","doi":"https://doi.org/10.1109/icm.2016.7847921","mag":"2587223443"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2016.7847921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2016.7847921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 28th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084311266","display_name":"Mahmoud A. Elmohr","orcid":null},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Mahmoud A. Elmohr","raw_affiliation_strings":["Electrical Engineering Department, Alexandria University, Alexandria, Egypt"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Alexandria University, Alexandria, Egypt","institution_ids":["https://openalex.org/I84524832"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053130718","display_name":"Mostafa A. Saleh","orcid":"https://orcid.org/0000-0003-1557-902X"},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mostafa A. Saleh","raw_affiliation_strings":["Electrical Engineering Department, Alexandria University, Alexandria, Egypt"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Alexandria University, Alexandria, Egypt","institution_ids":["https://openalex.org/I84524832"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037357584","display_name":"Ahmed S. Eissa","orcid":null},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed S. Eissa","raw_affiliation_strings":["Electrical Engineering Department, Alexandria University, Alexandria, Egypt"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Alexandria University, Alexandria, Egypt","institution_ids":["https://openalex.org/I84524832"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101730050","display_name":"Khaled E. Ahmed","orcid":"https://orcid.org/0000-0001-9946-1162"},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Khaled E. Ahmed","raw_affiliation_strings":["Electrical Engineering Department, Alexandria University, Alexandria, Egypt"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Alexandria University, Alexandria, Egypt","institution_ids":["https://openalex.org/I84524832"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022893014","display_name":"Mohammed M. Farag","orcid":"https://orcid.org/0000-0002-0739-3631"},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohammed M. Farag","raw_affiliation_strings":["Electrical Engineering Department, Alexandria University, Alexandria, Egypt"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Alexandria University, Alexandria, Egypt","institution_ids":["https://openalex.org/I84524832"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5084311266"],"corresponding_institution_ids":["https://openalex.org/I84524832"],"apc_list":null,"apc_paid":null,"fwci":1.2854,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.87870345,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10237","display_name":"Cryptography and Data Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.855701208114624},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.761053740978241},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6175441741943359},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6091370582580566},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6082714200019836},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.5871917605400085},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.5642480850219727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5316593647003174},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.49335137009620667},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4878373444080353},{"id":"https://openalex.org/keywords/secure-hash-algorithm","display_name":"Secure Hash Algorithm","score":0.4825648367404938},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4304127097129822},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4217648506164551},{"id":"https://openalex.org/keywords/cryptographic-hash-function","display_name":"Cryptographic hash function","score":0.41980379819869995},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3712717592716217},{"id":"https://openalex.org/keywords/sha-2","display_name":"SHA-2","score":0.3656858205795288},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1280520260334015}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.855701208114624},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.761053740978241},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6175441741943359},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6091370582580566},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6082714200019836},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.5871917605400085},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.5642480850219727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5316593647003174},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.49335137009620667},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4878373444080353},{"id":"https://openalex.org/C9661340","wikidata":"https://www.wikidata.org/wiki/Q257799","display_name":"Secure Hash Algorithm","level":5,"score":0.4825648367404938},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4304127097129822},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4217648506164551},{"id":"https://openalex.org/C7608002","wikidata":"https://www.wikidata.org/wiki/Q477202","display_name":"Cryptographic hash function","level":3,"score":0.41980379819869995},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3712717592716217},{"id":"https://openalex.org/C190157925","wikidata":"https://www.wikidata.org/wiki/Q1968605","display_name":"SHA-2","level":4,"score":0.3656858205795288},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1280520260334015},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm.2016.7847921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2016.7847921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 28th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1538579520","https://openalex.org/W1539249970","https://openalex.org/W1669302834","https://openalex.org/W1675170120","https://openalex.org/W2740230064","https://openalex.org/W2952587075","https://openalex.org/W6632295043","https://openalex.org/W6764754643"],"related_works":["https://openalex.org/W4247613350","https://openalex.org/W2020037908","https://openalex.org/W2087091654","https://openalex.org/W2121212096","https://openalex.org/W2087509157","https://openalex.org/W1588764976","https://openalex.org/W2036206036","https://openalex.org/W2011214054","https://openalex.org/W2785118141","https://openalex.org/W2019183874"],"abstract_inverted_index":{"Secure":[0],"Hash":[1,27],"Algorithm":[2],"3":[3],"(SHA-3)":[4],"based":[5],"on":[6,55,65,77,96,121,132],"the":[7,11,19,73,97,113,128,134,144,150],"Keccak":[8],"algorithm":[9],"is":[10,35,49],"new":[12],"standard":[13],"cryptographic":[14],"hash":[15],"function":[16],"announced":[17],"by":[18],"National":[20],"Institute":[21],"of":[22,47,115,152],"Standards":[23],"and":[24,41,63,82,107,119,140,146,155],"Technology":[25],"(NIST).":[26],"functions":[28],"are":[29,110],"a":[30,78,122,138,153],"ubiquitous":[31],"computing":[32],"tool":[33],"that":[34],"commonly":[36],"used":[37,58],"in":[38,59],"security,":[39],"authentication,":[40],"many":[42],"other":[43],"applications.":[44],"The":[45],"calculation":[46],"SHA-3":[48,74,94,130],"very":[50],"computational-intensive":[51],"limiting":[52],"its":[53],"applicability":[54],"RISc":[56],"processors":[57],"modern":[60],"embedded":[61],"systems":[62],"Systems":[64],"chips":[66],"(Socs).":[67],"In":[68],"this":[69],"work,":[70],"we":[71],"study":[72],"computation":[75,95],"bottlenecks":[76],"32-bit":[79,98],"RISC":[80],"processor":[81],"introduce":[83],"two":[84],"Application":[85],"Specific":[86],"Instruction":[87],"Set":[88],"Processor":[89],"(ASIP)":[90],"architectures":[91,103],"to":[92,127],"speedup":[93,142],"MIPS":[99],"processor.":[100],"Two":[101],"ASIP":[102],"namely":[104],"native":[105,145],"datapath":[106],"coprocessor-based":[108,147],"ASIPs":[109,148],"developed":[111],"with":[112],"aid":[114],"codasip":[116],"Studio,":[117],"implemented":[118],"evaluated":[120],"Xilinx":[123],"Virtex-6":[124],"FPGA.":[125],"Compared":[126],"reference":[129],"execution":[131],"MIPS,":[133],"evaluation":[135],"results":[136],"show":[137],"25%":[139],"61.4%":[141],"for":[143],"at":[149],"expense":[151],"8.6%":[154],"25.8%":[156],"resource":[157],"overheads,":[158],"respectively.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}