{"id":"https://openalex.org/W2586772094","doi":"https://doi.org/10.1109/icm.2016.7847878","title":"A 16-bit high-speed low-power hybrid adder","display_name":"A 16-bit high-speed low-power hybrid adder","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2586772094","doi":"https://doi.org/10.1109/icm.2016.7847878","mag":"2586772094"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2016.7847878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2016.7847878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 28th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017200691","display_name":"Assem Hussein","orcid":"https://orcid.org/0000-0002-9360-9266"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Assem Hussein","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024704337","display_name":"Vincent Gaudet","orcid":"https://orcid.org/0000-0002-5534-0825"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vincent Gaudet","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063929219","display_name":"Hassan Mostafa","orcid":"https://orcid.org/0000-0003-0043-5007"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hassan Mostafa","raw_affiliation_strings":["Dept. of Electronics and Electrical Communications Engineering, Cairo University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Electrical Communications Engineering, Cairo University, Cairo, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111829312","display_name":"M.I. Elmasry","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamed Elmasry","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5017200691"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.5623,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7286244,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"3","issue":null,"first_page":"313","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9746373891830444},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6859170198440552},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6172204613685608},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.6048133969306946},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5886062383651733},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5846514701843262},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4699563980102539},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.46136537194252014},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45224273204803467},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.44544142484664917},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4238443374633789},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4140082597732544},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39518022537231445},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.37989476323127747},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3772567808628082},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.342648446559906},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.16371631622314453},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16371309757232666},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13075730204582214},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12199196219444275},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10596045851707458}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9746373891830444},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6859170198440552},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6172204613685608},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6048133969306946},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5886062383651733},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5846514701843262},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4699563980102539},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.46136537194252014},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45224273204803467},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.44544142484664917},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4238443374633789},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4140082597732544},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39518022537231445},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37989476323127747},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3772567808628082},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.342648446559906},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.16371631622314453},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16371309757232666},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13075730204582214},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12199196219444275},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10596045851707458},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm.2016.7847878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2016.7847878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 28th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1971467632","https://openalex.org/W1976039195","https://openalex.org/W2002797709","https://openalex.org/W2138772319","https://openalex.org/W2157024459","https://openalex.org/W2168543008","https://openalex.org/W6841947104"],"related_works":["https://openalex.org/W4231158717","https://openalex.org/W2059009651","https://openalex.org/W3174071739","https://openalex.org/W2150513440","https://openalex.org/W2049809742","https://openalex.org/W2159081020","https://openalex.org/W2551247419","https://openalex.org/W2584709885","https://openalex.org/W2903539032","https://openalex.org/W2027242255"],"abstract_inverted_index":{"This":[0,37],"paper":[1,97],"presents":[2],"the":[3,11,14,31,34,53,60,93,100],"architecture":[4,104],"of":[5,13,33,52,68,77,86,102,108],"a":[6,26,42,65,84],"hybrid":[7,62],"adder":[8,18,22,38,63],"based":[9],"on":[10],"combination":[12],"carry-lookahead":[15],"and":[16,71],"carry-select":[17],"architectures.":[19],"A":[20],"16-bit":[21,61],"is":[23,39],"designed":[24],"as":[25],"case":[27],"study":[28],"to":[29],"show":[30,58],"efficiency":[32,101],"proposed":[35],"architecture.":[36],"implemented":[40],"in":[41,92],"0.18":[43],"\u03bcm":[44],"CMOS":[45],"technology":[46],"using":[47],"domino":[48],"logic":[49],"for":[50,83,105],"most":[51],"sub-circuits.":[54],"The":[55,96],"simulation":[56],"results":[57],"that":[59],"achieves":[64],"worst-case":[66],"delay":[67],"876.7":[69],"ps":[70],"has":[72],"an":[73],"average":[74],"power":[75],"consumption":[76],"787.2":[78],"\u03bcW":[79],"at":[80],"125\u00b0":[81],"C":[82],"throughput":[85],"100":[87],"Mega":[88],"operations":[89],"per":[90],"second":[91],"slow-slow":[94],"corner.":[95],"also":[98],"demonstrates":[99],"this":[103],"higher":[106],"number":[107],"bits.":[109]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}