{"id":"https://openalex.org/W2541763716","doi":"https://doi.org/10.1109/icm.2015.7437980","title":"Core and Back-End enhancements for CUPSHOP HW/SW partitioning tool","display_name":"Core and Back-End enhancements for CUPSHOP HW/SW partitioning tool","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2541763716","doi":"https://doi.org/10.1109/icm.2015.7437980","mag":"2541763716"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2015.7437980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2015.7437980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 27th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089563921","display_name":"Rania O. Hassan","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Rania O. Hassan","raw_affiliation_strings":["Electronics and Communications Engineering Dep., Cairo University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Dep., Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083164094","display_name":"Ahmed Hamed Fatehy","orcid":"https://orcid.org/0000-0002-1078-7260"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Hamed Fatehy","raw_affiliation_strings":["Electronics and Communications Engineering Dep., Cairo University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Dep., Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006235823","display_name":"M. B. Abdelhalim","orcid":"https://orcid.org/0000-0002-1803-6349"},"institutions":[{"id":"https://openalex.org/I59272784","display_name":"Arab Academy for Science, Technology, and Maritime Transport","ror":"https://ror.org/0004vyj87","country_code":"EG","type":"education","lineage":["https://openalex.org/I59272784"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"M. B. Abdelhalim","raw_affiliation_strings":["CCIT-AASTMT, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CCIT-AASTMT, Cairo, Egypt","institution_ids":["https://openalex.org/I59272784"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015083411","display_name":"S. E. D. Habib","orcid":"https://orcid.org/0000-0002-6324-6740"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"S. E. D. Habib","raw_affiliation_strings":["Electronics and Communications Engineering Dep., Cairo University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Dep., Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3294,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65284974,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"15","issue":null,"first_page":"31","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7992297410964966},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5773853063583374},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.539888322353363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.519710123538971},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5008645057678223},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48089170455932617},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.45702028274536133},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.448506236076355},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4174741804599762},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.41569942235946655},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4119125008583069},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3986366391181946},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16844496130943298}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7992297410964966},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5773853063583374},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.539888322353363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.519710123538971},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5008645057678223},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48089170455932617},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.45702028274536133},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.448506236076355},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4174741804599762},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.41569942235946655},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4119125008583069},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3986366391181946},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16844496130943298},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm.2015.7437980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2015.7437980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 27th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W42313609","https://openalex.org/W1490332210","https://openalex.org/W1577039630","https://openalex.org/W1603245819","https://openalex.org/W2006204048","https://openalex.org/W2008991261","https://openalex.org/W2009586031","https://openalex.org/W2025958847","https://openalex.org/W2051843729","https://openalex.org/W2056291785","https://openalex.org/W2063288994","https://openalex.org/W2078183848","https://openalex.org/W2117127097","https://openalex.org/W2141978601","https://openalex.org/W2147726041","https://openalex.org/W2147947594","https://openalex.org/W4302068331","https://openalex.org/W6680712664"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2025467172","https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W2269990635","https://openalex.org/W2069295582","https://openalex.org/W2108242004","https://openalex.org/W4312985392","https://openalex.org/W1986121963","https://openalex.org/W2042762783"],"abstract_inverted_index":{"Hardware/Software":[0,22],"co-design":[1],"has":[2],"become":[3],"one":[4],"of":[5,51],"the":[6,34,52,67,74,82,85],"main":[7],"methodologies":[8],"in":[9,21],"modern":[10],"embedded":[11],"systems.":[12],"The":[13,24],"HW/SW":[14],"partitioning":[15],"problem":[16,20],"is":[17],"a":[18],"central":[19],"co-design.":[23],"recently-introduced":[25],"Cairo":[26],"University":[27],"PSo-based":[28],"Hardware/sOftware":[29],"Partitioning":[30],"(CUPSHOP)":[31],"tool":[32,83],"advanced":[33],"swarm":[35],"intelligence":[36],"optimization":[37],"techniques":[38],"to":[39],"solve":[40],"this":[41,44],"problem.":[42],"In":[43],"paper":[45],"we":[46],"introduce":[47],"an":[48,60,92],"augmented":[49,56],"version":[50,58],"CUPSHOP":[53,57],"tool.":[54],"This":[55],"adds":[59],"automatic":[61],"RTL":[62],"(VHDL)":[63],"Back-End":[64],"generation":[65],"for":[66],"HW":[68],"mapped":[69],"components.":[70],"It":[71],"also":[72],"complements":[73],"different":[75],"hardware":[76,87],"implementations":[77],"alternatives":[78],"already":[79],"supported":[80],"by":[81],"with":[84],"pipelined":[86],"alternative.":[88],"Furthermore,":[89],"it":[90],"implements":[91],"improved":[93],"pre-scheduling":[94],"delay":[95],"estimation":[96],"formula.":[97]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}