{"id":"https://openalex.org/W2531968117","doi":"https://doi.org/10.1109/icm.2014.7071820","title":"Fast enumeration-based modulo scheduling heuristic for VLIW architectures","display_name":"Fast enumeration-based modulo scheduling heuristic for VLIW architectures","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2531968117","doi":"https://doi.org/10.1109/icm.2014.7071820","mag":"2531968117"},"language":"en","primary_location":{"id":"doi:10.1109/icm.2014.7071820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2014.7071820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 26th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009645716","display_name":"Mounir Bahtat","orcid":"https://orcid.org/0000-0003-3032-6792"},"institutions":[{"id":"https://openalex.org/I119856527","display_name":"Cadi Ayyad University","ror":"https://ror.org/04xf6nm78","country_code":"MA","type":"education","lineage":["https://openalex.org/I119856527"]}],"countries":["MA"],"is_corresponding":false,"raw_author_name":"Mounir Bahtat","raw_affiliation_strings":["LGECOS Lab, ENSA-Marrakech Cadi Ayyad University (UCAM), Marrakech, Morocco"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LGECOS Lab, ENSA-Marrakech Cadi Ayyad University (UCAM), Marrakech, Morocco","institution_ids":["https://openalex.org/I119856527"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059874562","display_name":"Sa\u00efd Belkouch","orcid":null},"institutions":[{"id":"https://openalex.org/I119856527","display_name":"Cadi Ayyad University","ror":"https://ror.org/04xf6nm78","country_code":"MA","type":"education","lineage":["https://openalex.org/I119856527"]}],"countries":["MA"],"is_corresponding":false,"raw_author_name":"Said Belkouch","raw_affiliation_strings":["LGECOS Lab, ENSA-Marrakech Cadi Ayyad University (UCAM), Marrakech, Morocco"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LGECOS Lab, ENSA-Marrakech Cadi Ayyad University (UCAM), Marrakech, Morocco","institution_ids":["https://openalex.org/I119856527"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037745009","display_name":"Phillipe Elleaume","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Phillipe Elleaume","raw_affiliation_strings":["Thales Air Systems, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Air Systems, Paris, France","institution_ids":["https://openalex.org/I4210140930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090647860","display_name":"Phillipe Le Gall","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Phillipe Gall","raw_affiliation_strings":["Thales Air Systems, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Air Systems, Paris, France","institution_ids":["https://openalex.org/I4210140930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3151,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65262978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"13","issue":null,"first_page":"116","last_page":"119"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9247946739196777},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8593101501464844},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.7726852893829346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6743066906929016},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.5747656226158142},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.5621424317359924},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.5329908728599548},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5285866260528564},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5216884016990662},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4758572280406952},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.43774980306625366},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.42592698335647583},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.35722431540489197},{"id":"https://openalex.org/keywords/fair-share-scheduling","display_name":"Fair-share scheduling","score":0.26754385232925415},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2049822211265564},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.178908109664917},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13867488503456116},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12908008694648743},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.09201842546463013},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0837465226650238},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.08303681015968323},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07872307300567627},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07655408978462219}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9247946739196777},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8593101501464844},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.7726852893829346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6743066906929016},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.5747656226158142},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.5621424317359924},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.5329908728599548},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5285866260528564},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5216884016990662},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4758572280406952},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.43774980306625366},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.42592698335647583},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.35722431540489197},{"id":"https://openalex.org/C31689143","wikidata":"https://www.wikidata.org/wiki/Q733809","display_name":"Fair-share scheduling","level":3,"score":0.26754385232925415},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2049822211265564},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.178908109664917},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13867488503456116},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12908008694648743},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.09201842546463013},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0837465226650238},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.08303681015968323},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07872307300567627},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07655408978462219},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icm.2014.7071820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icm.2014.7071820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 26th International Conference on Microelectronics (ICM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1587799811","https://openalex.org/W1832782022","https://openalex.org/W1963527085","https://openalex.org/W1963718362","https://openalex.org/W1978984686","https://openalex.org/W1992908040","https://openalex.org/W1997840956","https://openalex.org/W2005055779","https://openalex.org/W2054652902","https://openalex.org/W2072480015","https://openalex.org/W2101028855","https://openalex.org/W2123412205","https://openalex.org/W2129151831","https://openalex.org/W2143346660","https://openalex.org/W2150253309","https://openalex.org/W2168922271","https://openalex.org/W2185829552","https://openalex.org/W4255085755","https://openalex.org/W4255933379","https://openalex.org/W6630357839","https://openalex.org/W6686506319"],"related_works":["https://openalex.org/W25845550","https://openalex.org/W1575892654","https://openalex.org/W2103250493","https://openalex.org/W2124831322","https://openalex.org/W1991837811","https://openalex.org/W2076267738","https://openalex.org/W2557011301","https://openalex.org/W3004703559","https://openalex.org/W2097860324","https://openalex.org/W3143608323"],"abstract_inverted_index":{"Modulo":[0],"scheduling":[1,51],"is":[2],"a":[3,21,74,89],"software":[4],"pipelining":[5],"technique":[6],"exploiting":[7],"instruction-level":[8],"parallelism":[9],"(ILP)":[10],"of":[11,35,44,58,61,93],"VLIW":[12,81],"architectures":[13],"to":[14,70],"efficiently":[15],"implement":[16],"loops.":[17],"This":[18],"paper":[19],"presents":[20],"novel":[22],"enumeration-based":[23],"resource-constrained":[24],"heuristic":[25],"for":[26],"modulo":[27],"scheduling.":[28],"It":[29],"takes":[30],"into":[31],"consideration":[32],"the":[33,36,59,80],"criticality":[34],"nodes,":[37],"generating":[38],"near":[39],"optimal":[40],"schedules":[41],"in":[42,56,73],"terms":[43,57],"initiation":[45],"intervals":[46],"and":[47],"register":[48],"requirements.":[49],"The":[50],"algorithm":[52],"outperformed":[53],"better-known":[54],"heuristics":[55],"quality":[60],"schedules,":[62],"while":[63],"presenting":[64],"small":[65],"compilation":[66],"time":[67],"enabling":[68],"it":[69],"be":[71],"used":[72],"production":[75],"environment.":[76],"Experimental":[77],"results":[78],"on":[79,88],"TMS320C6678":[82],"DSP":[83],"processor,":[84],"showed":[85],"improved":[86],"performance":[87],"signal":[90],"processing":[91],"set":[92],"algorithms.":[94]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}