{"id":"https://openalex.org/W4312638598","doi":"https://doi.org/10.1109/ickii55100.2022.9983568","title":"FPGA Implementation of ARM MCU with Five-stage Pipeline","display_name":"FPGA Implementation of ARM MCU with Five-stage Pipeline","publication_year":2022,"publication_date":"2022-07-22","ids":{"openalex":"https://openalex.org/W4312638598","doi":"https://doi.org/10.1109/ickii55100.2022.9983568"},"language":"en","primary_location":{"id":"doi:10.1109/ickii55100.2022.9983568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ickii55100.2022.9983568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 5th International Conference on Knowledge Innovation and Invention (ICKII )","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023859174","display_name":"Chi-Lin Chiang","orcid":"https://orcid.org/0009-0002-2744-5694"},"institutions":[{"id":"https://openalex.org/I153512688","display_name":"National Taiwan Ocean University","ror":"https://ror.org/03bvvnt49","country_code":"TW","type":"education","lineage":["https://openalex.org/I153512688"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chi-Lin Chiang","raw_affiliation_strings":["National Taiwan Ocean University,Dept. of Computer Science and Engineering,Keelung,Taiwan","Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan Ocean University,Dept. of Computer Science and Engineering,Keelung,Taiwan","institution_ids":["https://openalex.org/I153512688"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan","institution_ids":["https://openalex.org/I153512688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075795022","display_name":"Mao\u2010Hsu Yen","orcid":"https://orcid.org/0000-0001-9195-4173"},"institutions":[{"id":"https://openalex.org/I153512688","display_name":"National Taiwan Ocean University","ror":"https://ror.org/03bvvnt49","country_code":"TW","type":"education","lineage":["https://openalex.org/I153512688"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mao-Hsu Yen","raw_affiliation_strings":["National Taiwan Ocean University,Dept. of Computer Science and Engineering,Keelung,Taiwan","Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan Ocean University,Dept. of Computer Science and Engineering,Keelung,Taiwan","institution_ids":["https://openalex.org/I153512688"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan","institution_ids":["https://openalex.org/I153512688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043903734","display_name":"Che-Wei Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I1327533815","display_name":"Ministry of Economic Affairs","ror":"https://ror.org/042ge0913","country_code":"TW","type":"government","lineage":["https://openalex.org/I1327533815","https://openalex.org/I4405257903"]},{"id":"https://openalex.org/I4387155658","display_name":"Bureau of Standards, Metrology and Inspection","ror":"https://ror.org/05wjmdd46","country_code":null,"type":"government","lineage":["https://openalex.org/I4387155658"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Che-Wei Chang","raw_affiliation_strings":["Ministry of Economic Affairs,Metrology and Inspection (BSMI),Dept. of Bureau of Standards,Taipei,Taiwan","Dept. of Bureau of Standards, Metrology and Inspection (BSMI), Ministry of Economic Affairs, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Ministry of Economic Affairs,Metrology and Inspection (BSMI),Dept. of Bureau of Standards,Taipei,Taiwan","institution_ids":["https://openalex.org/I1327533815"]},{"raw_affiliation_string":"Dept. of Bureau of Standards, Metrology and Inspection (BSMI), Ministry of Economic Affairs, Taipei, Taiwan","institution_ids":["https://openalex.org/I1327533815","https://openalex.org/I4387155658"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101105159","display_name":"Yih\u2010Hsia Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I192703390","display_name":"Ming Chuan University","ror":"https://ror.org/02pgvzy25","country_code":"TW","type":"education","lineage":["https://openalex.org/I192703390"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yih-Hsia Lin","raw_affiliation_strings":["Ming Chuan University,Dept. of Electronic Engineering,Taoyuan,Taiwan","Dept. of Electronic Engineering, Ming Chuan University, Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Ming Chuan University,Dept. of Electronic Engineering,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I192703390"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, Ming Chuan University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I192703390"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057156335","display_name":"Yuan-Fu Ku","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122797","display_name":"Electronics Testing Center","ror":"https://ror.org/034rqbg02","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210122797"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Fu Ku","raw_affiliation_strings":["Taiwan Testing and Certification Center,Taoyuan,Taiwan","Taiwan Testing and Certification Center, Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Taiwan Testing and Certification Center,Taoyuan,Taiwan","institution_ids":["https://openalex.org/I4210122797"]},{"raw_affiliation_string":"Taiwan Testing and Certification Center, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I4210122797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5023859174"],"corresponding_institution_ids":["https://openalex.org/I153512688"],"apc_list":null,"apc_paid":null,"fwci":0.9077,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73348223,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.8107076287269592},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.7564274668693542},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.7358357310295105},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7215054631233215},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7024758458137512},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6989307999610901},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6289706230163574},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6046558618545532},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.566806435585022},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5260267853736877},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4265732765197754},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13584113121032715},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.09054321050643921}],"concepts":[{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.8107076287269592},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.7564274668693542},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.7358357310295105},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7215054631233215},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7024758458137512},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6989307999610901},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6289706230163574},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6046558618545532},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.566806435585022},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5260267853736877},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4265732765197754},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13584113121032715},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.09054321050643921}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ickii55100.2022.9983568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ickii55100.2022.9983568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 5th International Conference on Knowledge Innovation and Invention (ICKII )","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2149814460","https://openalex.org/W2916335466","https://openalex.org/W3113059441","https://openalex.org/W3127131661","https://openalex.org/W4255783387"],"related_works":["https://openalex.org/W2347617805","https://openalex.org/W2389765791","https://openalex.org/W2377898907","https://openalex.org/W2376047108","https://openalex.org/W2622925720","https://openalex.org/W2087719824","https://openalex.org/W4233287471","https://openalex.org/W2377135490","https://openalex.org/W4206439808","https://openalex.org/W4385625469"],"abstract_inverted_index":{"We":[0],"proposed":[1,128],"a":[2,8],"new":[3],"32-bits":[4],"Microcontroller":[5],"core":[6],"with":[7,16,121,136],"five-stage":[9],"pipeline":[10,19],"based":[11],"on":[12],"the":[13,17,32,40,47,51,59,67,71,77,80,111,137],"Cortex-M0":[14,44,122],"microcontroller":[15],"three-stage":[18],"of":[20,43,74,106,140],"ARM":[21,52,60,112],"Holdings":[22],"PLC.":[23],"The":[24,85,104,127],"architecture":[25,36,129],"provides":[26,130],"flexible":[27],"banked":[28],"memory":[29,48],"to":[30],"support":[31],"mixed-width":[33],"instruction":[34,78,138],"set":[35,139],"(ISA),":[37],"which":[38,123],"improves":[39],"clock":[41,72],"rate":[42,73],"and":[45,79,97,133],"reduces":[46],"size":[49],"in":[50,89,119],"MCU.":[53],"In":[54],"this":[55],"study,":[56],"we":[57],"implemented":[58,98],"MCU":[61,113],"by":[62,99],"using":[63],"Harvard":[64],"architecture.":[65],"Thus,":[66],"design":[68,86],"speeds":[69],"up":[70],"processing":[75],"as":[76],"data":[81],"are":[82],"fetched":[83],"simultaneously.":[84],"was":[87],"described":[88],"System":[90],"Verilog":[91],"HDL,":[92],"simulated":[93],"under":[94,116,125],"Modelsim":[95],"environment,":[96],"Altera":[100],"DE10":[101],"FPGA":[102,107],"platform.":[103],"results":[105],"implementation":[108],"showed":[109],"that":[110],"worked":[114],"normally":[115],"80":[117],"MHz":[118],"comparison":[120],"works":[124],"50MHz.":[126],"higher":[131],"throughput":[132],"is":[134],"compatible":[135],"Cortex-M0.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}