{"id":"https://openalex.org/W2798540494","doi":"https://doi.org/10.1109/icit.2018.8352394","title":"Task priority aware SoC-bus for embedded systems","display_name":"Task priority aware SoC-bus for embedded systems","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2798540494","doi":"https://doi.org/10.1109/icit.2018.8352394","mag":"2798540494"},"language":"en","primary_location":{"id":"doi:10.1109/icit.2018.8352394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icit.2018.8352394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Conference on Industrial Technology (ICIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020050729","display_name":"Fabian Mauroner","orcid":null},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Fabian Mauroner","raw_affiliation_strings":["Institute of Technical Informatics, Graz University of Technology, Graz, Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Technical Informatics, Graz University of Technology, Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072094059","display_name":"Marcel Baunach","orcid":"https://orcid.org/0000-0002-3716-2682"},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Marcel Baunach","raw_affiliation_strings":["Institute of Technical Informatics, Graz University of Technology, Graz, Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Technical Informatics, Graz University of Technology, Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020050729"],"corresponding_institution_ids":["https://openalex.org/I4092182"],"apc_list":null,"apc_paid":null,"fwci":0.7574,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67538499,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1453","last_page":"1458"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7789745926856995},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.75840163230896},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6386640667915344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6245661973953247},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4616457521915436},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4178357720375061},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2736670672893524},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13620880246162415}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7789745926856995},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.75840163230896},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6386640667915344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6245661973953247},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4616457521915436},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4178357720375061},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2736670672893524},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13620880246162415},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icit.2018.8352394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icit.2018.8352394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Conference on Industrial Technology (ICIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.5299999713897705,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1715248483","https://openalex.org/W2109488193","https://openalex.org/W2113130027","https://openalex.org/W2160293203","https://openalex.org/W2187802606","https://openalex.org/W2294580796","https://openalex.org/W2397616328","https://openalex.org/W2489531219","https://openalex.org/W2506361095","https://openalex.org/W2757224236","https://openalex.org/W6712813235"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"System-on-a-Chip":[0],"(SoC)-buses":[1],"are":[2,39,118],"designed":[3],"to":[4,8,30,33,50,110],"communicate":[5],"from":[6,83],"masters":[7,15],"slaves.":[9,20,35],"In":[10,21,87],"a":[11,55,75,84,92,133,157],"multi-master":[12],"system,":[13],"the":[14,19,22,34,43,52,61,102,111,124,142,150,153],"combat":[16],"for":[17,97],"accessing":[18],"past,":[23],"different":[24],"arbitration":[25],"algorithms":[26,38],"have":[27],"been":[28],"invented":[29],"grant":[31],"access":[32,51,60,109],"However,":[36],"these":[37],"not":[40],"aware":[41],"of":[42,152],"currently":[44],"running":[45],"task's":[46],"priority":[47,67,77],"that":[48,79,94],"wants":[49],"slaves;":[53],"thus,":[54],"lower":[56,115],"prioritized":[57,105,116],"task":[58,85,106,154],"could":[59],"slave":[62],"first.":[63],"Other":[64],"solutions":[65],"with":[66],"awareness":[68],"use":[69,158],"additional":[70],"wires":[71],"and":[72,139],"support":[73],"only":[74],"few":[76],"levels":[78],"cannot":[80],"be":[81],"mapped":[82],"priority.":[86],"this":[88],"paper,":[89],"we":[90,140,148],"present":[91],"SoC-bus":[93],"is":[95,121],"suitable":[96],"hard":[98],"real-time":[99],"systems,":[100],"where":[101],"highest":[103],"combating":[104],"immediately":[107],"gets":[108],"addressed":[112],"slave.":[113],"The":[114],"tasks":[117],"stalled,":[119],"what":[120],"managed":[122],"by":[123],"interconnect":[125],"logic.":[126],"We":[127],"implemented":[128],"our":[129],"proposed":[130],"approach":[131],"into":[132],"Field":[134],"Programmable":[135],"Gate":[136],"Array":[137],"(FPGA)":[138],"show":[141],"required":[143],"hardware":[144],"resource":[145],"consumption.":[146],"Further,":[147],"demonstrate":[149],"considerations":[151],"priorities":[155],"in":[156],"case":[159],"scenario.":[160]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}