{"id":"https://openalex.org/W2612035855","doi":"https://doi.org/10.1109/icit.2017.7915487","title":"Characterization of FPGA-master ARM communication delays in zynq devices","display_name":"Characterization of FPGA-master ARM communication delays in zynq devices","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2612035855","doi":"https://doi.org/10.1109/icit.2017.7915487","mag":"2612035855"},"language":"en","primary_location":{"id":"doi:10.1109/icit.2017.7915487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icit.2017.7915487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Industrial Technology (ICIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032509044","display_name":"Luc\u00eda Costas","orcid":"https://orcid.org/0000-0002-1876-8646"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Lucia Costas","raw_affiliation_strings":["Department of Electronic Technology, University of Vigo, Vigo, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Technology, University of Vigo, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018505566","display_name":"Roberto Fern\u00e1ndez Molanes","orcid":"https://orcid.org/0000-0003-0200-9319"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Roberto Fernandez-Molanes","raw_affiliation_strings":["Department of Electronic Technology, University of Vigo, Vigo, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Technology, University of Vigo, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057597956","display_name":"Juan J. Rodr\u00edguez-Andina","orcid":"https://orcid.org/0000-0002-0919-1793"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan J. Rodriguez-Andina","raw_affiliation_strings":["Department of Electronic Technology, University of Vigo, Vigo, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Technology, University of Vigo, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033547039","display_name":"Jos\u00e9 Fari\u00f1a","orcid":"https://orcid.org/0000-0002-7425-7541"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Farina","raw_affiliation_strings":["Department of Electronic Technology, University of Vigo, Vigo, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Technology, University of Vigo, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032509044"],"corresponding_institution_ids":["https://openalex.org/I6289922"],"apc_list":null,"apc_paid":null,"fwci":1.5768,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.84084491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"4","issue":null,"first_page":"942","last_page":"947"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8802177906036377},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.773768424987793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6478896141052246},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5594270825386047},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5397442579269409},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46249818801879883},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.41606405377388},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3876672387123108},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3685925602912903},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10203239321708679},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0891771912574768}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8802177906036377},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.773768424987793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6478896141052246},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5594270825386047},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5397442579269409},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46249818801879883},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.41606405377388},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3876672387123108},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3685925602912903},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10203239321708679},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0891771912574768}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icit.2017.7915487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icit.2017.7915487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Industrial Technology (ICIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1501569833","https://openalex.org/W2095267423","https://openalex.org/W2281395449","https://openalex.org/W2538756378","https://openalex.org/W2555484900"],"related_works":["https://openalex.org/W2912613323","https://openalex.org/W1732210391","https://openalex.org/W2104427113","https://openalex.org/W2591066186","https://openalex.org/W2349458260","https://openalex.org/W2744915559","https://openalex.org/W3045326193","https://openalex.org/W4308216800","https://openalex.org/W1871493803","https://openalex.org/W2990670055"],"abstract_inverted_index":{"The":[0,71,96,134],"Field-Programmable":[1],"System-on-Chip":[2],"concept,":[3],"integrating":[4],"processors":[5,21],"and":[6,22,30,69],"configurable":[7],"logic":[8],"into":[9],"the":[10,28,31,80,87,90,100,120,125],"same":[11,101],"chip,":[12],"leads":[13],"to":[14,38,62,78,119],"digital":[15],"design":[16,67],"platforms":[17],"more":[18],"powerful":[19],"than":[20],"FPGAs":[23],"alone.":[24],"Efficient":[25],"communication":[26,60,81],"between":[27,129,139],"processor":[29,91],"FPGA":[32],"fabric":[33],"is":[34,77,99,115],"a":[35,104,113],"key":[36],"factor":[37],"achieve":[39],"maximum":[40],"performance":[41],"in":[42,83,86,103],"these":[43],"devices.":[44,133],"Architectures":[45],"for":[46],"processor-FPGA":[47],"communications":[48,94],"include":[49],"functional":[50],"blocks":[51],"like":[52],"bridges,":[53],"memories,":[54],"or":[55],"interconnect":[56],"resources,":[57],"allowing":[58],"different":[59,66],"mechanisms":[61],"be":[63],"used,":[64],"with":[65,108,111],"complexity":[68],"performance.":[70],"main":[72],"goal":[73],"of":[74,122,132],"this":[75],"paper":[76],"characterize":[79],"delays":[82],"Xilinx":[84],"devices":[85],"cases":[88],"where":[89],"acts":[92],"as":[93],"master.":[95],"characterization":[97],"procedure":[98],"used":[102],"previous":[105],"work":[106],"dealing":[107],"Altera":[109],"devices,":[110],"which":[112],"comparison":[114],"made.":[116],"This":[117],"is,":[118],"best":[121],"authors'":[123],"knowledge,":[124],"first":[126],"comparative":[127],"study":[128],"both":[130],"families":[131],"results":[135],"show":[136],"remarkable":[137],"differences":[138],"them.":[140]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}