{"id":"https://openalex.org/W2730251612","doi":"https://doi.org/10.1109/icis.2017.7960009","title":"NoC power optimization using combined routing algorithms","display_name":"NoC power optimization using combined routing algorithms","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2730251612","doi":"https://doi.org/10.1109/icis.2017.7960009","mag":"2730251612"},"language":"en","primary_location":{"id":"doi:10.1109/icis.2017.7960009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icis.2017.7960009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACIS 16th International Conference on Computer and Information Science (ICIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031712321","display_name":"Ji Wu","orcid":"https://orcid.org/0000-0002-7872-9315"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ji Wu","raw_affiliation_strings":["NUDT, School of Computer Science and Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"NUDT, School of Computer Science and Technology, Changsha, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006729432","display_name":"Dezun Dong","orcid":"https://orcid.org/0000-0001-6243-8479"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dezun Dong","raw_affiliation_strings":["NUDT, School of Computer Science and Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"NUDT, School of Computer Science and Technology, Changsha, China","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"Li Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li Wang","raw_affiliation_strings":["NUDT, School of Computer Science and Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"NUDT, School of Computer Science and Technology, Changsha, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031712321"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0965,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80730814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9846000075340271,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7238976955413818},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6659454107284546},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6076809167861938},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5843605995178223},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5717455744743347},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5075198411941528},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4732680320739746},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45760560035705566},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43422138690948486},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41610345244407654},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4141498804092407},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4123244881629944},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.27516913414001465},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2671252489089966},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.244741290807724},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20784428715705872},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19630447030067444},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.14842385053634644},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10659763216972351},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10519343614578247}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7238976955413818},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6659454107284546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6076809167861938},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5843605995178223},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5717455744743347},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5075198411941528},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4732680320739746},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45760560035705566},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43422138690948486},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41610345244407654},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4141498804092407},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4123244881629944},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27516913414001465},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2671252489089966},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.244741290807724},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20784428715705872},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19630447030067444},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.14842385053634644},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10659763216972351},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10519343614578247},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icis.2017.7960009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icis.2017.7960009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACIS 16th International Conference on Computer and Information Science (ICIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1985818188","https://openalex.org/W1993864902","https://openalex.org/W1994618033","https://openalex.org/W2010301929","https://openalex.org/W2010840089","https://openalex.org/W2023654825","https://openalex.org/W2028153556","https://openalex.org/W2028369189","https://openalex.org/W2029333316","https://openalex.org/W2048789167","https://openalex.org/W2107848407","https://openalex.org/W2108783911","https://openalex.org/W2118231264","https://openalex.org/W2128204867","https://openalex.org/W2133302417","https://openalex.org/W2145765936","https://openalex.org/W2157047157","https://openalex.org/W2160610190","https://openalex.org/W2163947402","https://openalex.org/W2203647701","https://openalex.org/W2218890737","https://openalex.org/W2341094771","https://openalex.org/W2508588513","https://openalex.org/W4231539940","https://openalex.org/W6679518955"],"related_works":["https://openalex.org/W2137755186","https://openalex.org/W1966798817","https://openalex.org/W1551499744","https://openalex.org/W3147712429","https://openalex.org/W2143954265","https://openalex.org/W4255392205","https://openalex.org/W2464594873","https://openalex.org/W2052583367","https://openalex.org/W2168289249","https://openalex.org/W3035062237"],"abstract_inverted_index":{"As":[0],"the":[1,13,100,103,110],"development":[2],"of":[3,12,41,94,102],"processors/SoCs":[4,15],"(Systemon-Chips),":[5],"NoC":[6,20,42],"(Network-on-Chip)":[7],"consumes":[8,91],"an":[9,92],"increasing":[10],"fraction":[11,40],"modern":[14],"power.":[16,43],"Thus,":[17],"designing":[18],"energy-efficient":[19],"architecture":[21],"is":[22,72,115],"imperative.":[23],"Multi-NoC":[24,52,107],"(Multiple":[25],"Network-on-Chip)":[26],"behaves":[27],"well":[28],"in":[29],"power":[30,65,77,97,105],"gating":[31,66],"for":[32,58],"reducing":[33],"leakage":[34],"power,":[35],"which":[36],"constitutes":[37],"a":[38,50,63],"significant":[39],"In":[44],"this":[45],"paper,":[46],"we":[47],"propose":[48],"CRA,":[49],"novel":[51],"design":[53],"with":[54,62],"distinct":[55],"routing":[56],"algorithms":[57],"different":[59],"subnets.":[60],"Integrated":[61],"congestion-aware":[64],"and":[67,109],"packet":[68],"scheduling":[69],"policy,":[70],"CRA":[71,90],"able":[73],"to":[74],"achieve":[75],"low":[76],"without":[78],"degrading":[79],"performance":[80],"at":[81],"varying":[82],"network":[83],"utilization.":[84],"Our":[85],"experimental":[86],"results":[87],"show":[88],"that":[89],"average":[93],"15.58%":[95],"less":[96],"than":[98,118],"Catnap,":[99],"state":[101],"art":[104],"efficient":[106],"design,":[108],"EDP":[111],"(energy":[112],"delay":[113],"product)":[114],"8.59%":[116],"lower":[117],"Catnap":[119],"on":[120],"average.":[121]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2026-04-23T09:07:50.710637","created_date":"2025-10-10T00:00:00"}