{"id":"https://openalex.org/W4233401306","doi":"https://doi.org/10.1109/icis.2017.7959991","title":"A parallel image processing platform based on multi-core DSP","display_name":"A parallel image processing platform based on multi-core DSP","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W4233401306","doi":"https://doi.org/10.1109/icis.2017.7959991"},"language":"en","primary_location":{"id":"doi:10.1109/icis.2017.7959991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icis.2017.7959991","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACIS 16th International Conference on Computer and Information Science (ICIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100449043","display_name":"Guodong Wang","orcid":"https://orcid.org/0000-0003-0508-826X"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guodong Wang","raw_affiliation_strings":["A VIC Computing Technique Research Institute, Xi'an, PR, China","School of Computer Science and Engineering, Northwestern Poly technical University, Xi'an, PR, China"],"affiliations":[{"raw_affiliation_string":"A VIC Computing Technique Research Institute, Xi'an, PR, China","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"School of Computer Science and Engineering, Northwestern Poly technical University, Xi'an, PR, China","institution_ids":["https://openalex.org/I17145004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100689967","display_name":"Xiaojian Liu","orcid":"https://orcid.org/0000-0001-8147-9954"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaojian Liu","raw_affiliation_strings":["A VIC Computing Technique Research Institute, Xi'an, PR, China"],"affiliations":[{"raw_affiliation_string":"A VIC Computing Technique Research Institute, Xi'an, PR, China","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100449043"],"corresponding_institution_ids":["https://openalex.org/I17145004","https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31872834,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":null,"first_page":"185","last_page":"189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13579","display_name":"Image and Video Stabilization","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8275676965713501},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6661010980606079},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.6279416084289551},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5644049644470215},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5232547521591187},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.517245352268219},{"id":"https://openalex.org/keywords/video-processing","display_name":"Video processing","score":0.5152754783630371},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.5099719762802124},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.5088849067687988},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47825944423675537},{"id":"https://openalex.org/keywords/digital-image-processing","display_name":"Digital image processing","score":0.4738267660140991},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.4562888741493225},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4330521523952484},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4243232309818268},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4210795760154724},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.17703628540039062},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15912604331970215},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14094895124435425}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8275676965713501},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6661010980606079},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.6279416084289551},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5644049644470215},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5232547521591187},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.517245352268219},{"id":"https://openalex.org/C65483669","wikidata":"https://www.wikidata.org/wiki/Q3536669","display_name":"Video processing","level":2,"score":0.5152754783630371},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.5099719762802124},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.5088849067687988},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47825944423675537},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.4738267660140991},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.4562888741493225},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4330521523952484},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4243232309818268},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4210795760154724},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.17703628540039062},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15912604331970215},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14094895124435425}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icis.2017.7959991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icis.2017.7959991","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACIS 16th International Conference on Computer and Information Science (ICIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W168460524"],"related_works":["https://openalex.org/W1971268154","https://openalex.org/W4385560808","https://openalex.org/W4385670544","https://openalex.org/W2395407252","https://openalex.org/W2356073772","https://openalex.org/W2172097233","https://openalex.org/W3141649919","https://openalex.org/W2141362988","https://openalex.org/W2390486737","https://openalex.org/W4394815824"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,23,41,70,86,98],"achieve":[3],"real-time":[4,88,101],"processing":[5,18,31,49,55,65,102],"of":[6,45,61,69,74,80,90],"the":[7,16,38,43,52,72,91,94,100,105],"image":[8,17,54],"with":[9],"high":[10,14],"frame":[11],"rate":[12],"and":[13,29,48,103],"resolution,":[15],"system":[19],"has":[20],"been":[21],"required":[22],"have":[24],"higher":[25],"data":[26,30,46],"transmission":[27,47,89],"bandwidth":[28],"capacity.":[32],"Multi-core":[33],"DSP":[34],"is":[35,84],"used":[36],"as":[37],"key":[39],"processor":[40],"solve":[42],"problem":[44],"bottleneck,":[50],"which":[51],"current":[53],"platforms":[56],"are":[57,66],"facing.":[58],"The":[59,77],"characteristics":[60,97],"FPGA's":[62],"hardware":[63],"parallel":[64],"made":[67],"use":[68],"realize":[71],"preprocessing":[73],"multi-channel":[75],"video.":[76,92],"communication":[78],"interface":[79],"high-speed":[81],"serial":[82],"RapidIo":[83],"designed":[85],"complete":[87],"Analyze":[93],"multi-core":[95],"scheduling":[96],"ensure":[99],"test":[104],"system's":[106],"performance":[107],"based":[108],"on":[109],"related":[110],"algorithm.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}