{"id":"https://openalex.org/W4308236555","doi":"https://doi.org/10.1109/icip46576.2022.9897288","title":"NLCMAP: A Framework for the Efficient Mapping of Non-Linear Convolutional Neural Networks on FPGA Accelerators","display_name":"NLCMAP: A Framework for the Efficient Mapping of Non-Linear Convolutional Neural Networks on FPGA Accelerators","publication_year":2022,"publication_date":"2022-10-16","ids":{"openalex":"https://openalex.org/W4308236555","doi":"https://doi.org/10.1109/icip46576.2022.9897288"},"language":"en","primary_location":{"id":"doi:10.1109/icip46576.2022.9897288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icip46576.2022.9897288","pdf_url":null,"source":{"id":"https://openalex.org/S4363607719","display_name":"2022 IEEE International Conference on Image Processing (ICIP)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Conference on Image Processing (ICIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075078926","display_name":"Giuseppe Aiello","orcid":"https://orcid.org/0000-0001-7957-4653"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giuseppe Aiello","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications","Department of Electronics and Telecommunications, Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073201496","display_name":"Beatrice Bussolino","orcid":"https://orcid.org/0000-0003-2608-820X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Beatrice Bussolino","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications","Department of Electronics and Telecommunications, Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083288487","display_name":"Emanuele Valpreda","orcid":"https://orcid.org/0000-0002-1285-9360"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Emanuele Valpreda","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications","Department of Electronics and Telecommunications, Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045326285","display_name":"Massimo Ruo Roch","orcid":"https://orcid.org/0000-0001-7313-8017"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Ruo Roch","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications","Department of Electronics and Telecommunications, Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074150684","display_name":"Guido Masera","orcid":"https://orcid.org/0000-0003-2238-9443"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Guido Masera","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications","Department of Electronics and Telecommunications, Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026016005","display_name":"Maurizio Martina","orcid":"https://orcid.org/0000-0002-3069-0319"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Martina","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications","Department of Electronics and Telecommunications, Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078576783","display_name":"Stefano Marsi","orcid":"https://orcid.org/0000-0002-9890-5523"},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano Marsi","raw_affiliation_strings":["Università di Trieste,Department of Engineering and Architecture"],"affiliations":[{"raw_affiliation_string":"Università di Trieste,Department of Engineering and Architecture","institution_ids":["https://openalex.org/I142444530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5075078926"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16446701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"926","last_page":"930"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.8410782814025879},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8086842894554138},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7468911409378052},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6752093434333801},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.6026105284690857},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.46925780177116394},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4573208689689636},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40357881784439087},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38605910539627075},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3700540065765381},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3635135889053345},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3447141647338867},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.27431929111480713},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21567806601524353}],"concepts":[{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.8410782814025879},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8086842894554138},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7468911409378052},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6752093434333801},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.6026105284690857},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.46925780177116394},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4573208689689636},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40357881784439087},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38605910539627075},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3700540065765381},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3635135889053345},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3447141647338867},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27431929111480713},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21567806601524353},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icip46576.2022.9897288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icip46576.2022.9897288","pdf_url":null,"source":{"id":"https://openalex.org/S4363607719","display_name":"2022 IEEE International Conference on Image Processing (ICIP)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Conference on Image Processing (ICIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2094756095","https://openalex.org/W2466675884","https://openalex.org/W2605347906","https://openalex.org/W2612076670","https://openalex.org/W2626991402","https://openalex.org/W2794986474","https://openalex.org/W2940862705","https://openalex.org/W2963358710","https://openalex.org/W2980104813","https://openalex.org/W2981680926","https://openalex.org/W3108426037","https://openalex.org/W3126058118","https://openalex.org/W3155265689","https://openalex.org/W4288083528","https://openalex.org/W4288601955","https://openalex.org/W4300171661","https://openalex.org/W6758143911"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2518118925","https://openalex.org/W3159273459","https://openalex.org/W4319952061","https://openalex.org/W4280636456","https://openalex.org/W4388913998","https://openalex.org/W4310584535","https://openalex.org/W4295935044"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"NLCMap,":[3],"a":[4,19,34,71,79,84],"framework":[5,72],"for":[6],"the":[7,37,90,95,98,104],"mapping":[8,92],"space":[9],"exploration":[10],"targeting":[11],"Non-Linear":[12],"Convolutional":[13,54],"Networks":[14,56],"(NLCNs).":[15],"NLCNs":[16,40],"[1]":[17],"are":[18,41,102],"novel":[20],"neural":[21],"network":[22],"model":[23],"that":[24,93],"improves":[25],"performances":[26],"in":[27,36,107],"certain":[28,85],"computer":[29],"vision":[30],"applications":[31],"by":[32],"introducing":[33],"non-linearity":[35],"weights":[38],"computation.":[39],"more":[42],"challenging":[43],"to":[44,52,59,97],"efficiently":[45],"map":[46],"onto":[47],"hardware":[48,81],"accelerators":[49],"if":[50],"compared":[51],"traditional":[53],"Neural":[55],"(CNNs),":[57],"due":[58],"data":[60],"dependencies":[61],"and":[62,78],"additional":[63],"computations.":[64],"To":[65],"this":[66],"aim,":[67],"we":[68],"propose":[69],"NL-CMap,":[70],"that,":[73],"given":[74],"an":[75],"NLC":[76],"layer":[77],"generic":[80],"accelerator":[82],"with":[83],"on-chip":[86],"memory":[87],"budget,":[88],"finds":[89],"optimal":[91],"minimizes":[94],"accesses":[96],"off-chip":[99],"memory,":[100],"which":[101],"often":[103],"critical":[105],"aspect":[106],"CNNs":[108],"acceleration.":[109]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}