{"id":"https://openalex.org/W2891504940","doi":"https://doi.org/10.1109/icip.2018.8451053","title":"A Compact and Configurable Long Short-Term Memory Neural Network Hardware Architecture","display_name":"A Compact and Configurable Long Short-Term Memory Neural Network Hardware Architecture","publication_year":2018,"publication_date":"2018-09-07","ids":{"openalex":"https://openalex.org/W2891504940","doi":"https://doi.org/10.1109/icip.2018.8451053","mag":"2891504940"},"language":"en","primary_location":{"id":"doi:10.1109/icip.2018.8451053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icip.2018.8451053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Image Processing (ICIP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100325379","display_name":"Kewei Chen","orcid":"https://orcid.org/0000-0001-8497-3069"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kewei Chen","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114859891","display_name":"Leilei Huang","orcid":"https://orcid.org/0009-0009-7342-5230"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leilei Huang","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064386839","display_name":"Minjiang Li","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minjiang Li","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085004179","display_name":"Yibo Fan","orcid":"https://orcid.org/0000-0003-2523-8261"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Fan","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.6845,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.82198914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"4168","last_page":"4172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8680825233459473},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7321211099624634},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.658352255821228},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.5728163719177246},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5147793292999268},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5037152171134949},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4853209853172302},{"id":"https://openalex.org/keywords/recurrent-neural-network","display_name":"Recurrent neural network","score":0.4658879339694977},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.46530941128730774},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45209628343582153},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.4250418245792389},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4244718551635742},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4186161458492279},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4010505676269531},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3890185058116913},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3870779275894165},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16005361080169678},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1364450454711914},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11592835187911987}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8680825233459473},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7321211099624634},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.658352255821228},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.5728163719177246},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5147793292999268},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5037152171134949},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4853209853172302},{"id":"https://openalex.org/C147168706","wikidata":"https://www.wikidata.org/wiki/Q1457734","display_name":"Recurrent neural network","level":3,"score":0.4658879339694977},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.46530941128730774},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45209628343582153},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.4250418245792389},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4244718551635742},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4186161458492279},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4010505676269531},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3890185058116913},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3870779275894165},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16005361080169678},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1364450454711914},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11592835187911987}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icip.2018.8451053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icip.2018.8451053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Image Processing (ICIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1689711448","https://openalex.org/W2064675550","https://openalex.org/W2100649405","https://openalex.org/W2116261113","https://openalex.org/W2177436562","https://openalex.org/W2585720638","https://openalex.org/W2588448445","https://openalex.org/W2589086007","https://openalex.org/W2757698722","https://openalex.org/W2964033223","https://openalex.org/W6685823913","https://openalex.org/W6733565476","https://openalex.org/W6734147811"],"related_works":["https://openalex.org/W2085105049","https://openalex.org/W2277568867","https://openalex.org/W2772158082","https://openalex.org/W88591960","https://openalex.org/W2291949578","https://openalex.org/W2050213988","https://openalex.org/W2801107029","https://openalex.org/W1982324446","https://openalex.org/W2042690107","https://openalex.org/W3105244973"],"abstract_inverted_index":{"Neural":[0],"network":[1,90,177],"has":[2,34,149],"been":[3,36],"one":[4],"of":[5,13,29,53,57,97,105,152,189,202],"the":[6,11,50,58,72,76,95,121,126,133,157,195,200],"most":[7,56],"useful":[8],"techniques":[9],"in":[10,19,79,129],"area":[12],"image":[14],"analysis":[15],"and":[16,40,55,66,74,86,116,136,178],"speech":[17],"recognition":[18],"recent":[20],"years.":[21],"Long":[22],"Short-Term":[23],"Memory":[24],"(LSTM),":[25],"a":[26,84,102,150,175,183],"popular":[27],"type":[28],"recurrent":[30],"neural":[31,89],"networks":[32],"(RNNs),":[33],"widely":[35],"implemented":[37],"on":[38,140,159],"CPUs":[39],"GPUs.":[41],"However,":[42],"software":[43],"implementation":[44,158],"cannot":[45],"offer":[46],"large":[47,184],"parallelism":[48],"for":[49,174,182],"complicated":[51],"computation":[52,73],"LSTM,":[54,130],"LSTM":[59,88],"hardware":[60,91,106,169],"implementations":[61],"proposed":[62],"yet":[63],"are":[64],"intensive":[65],"non-configurable.":[67],"In":[68],"order":[69],"to":[70,112,124,156],"accelerate":[71],"reduce":[75],"resources":[77,190],"consumption,":[78],"this":[80],"work,":[81],"we":[82,100,119],"present":[83],"compact":[85],"configurable":[87],"architecture.":[92],"To":[93],"meet":[94],"requirements":[96],"different":[98],"networks,":[99],"set":[101],"wide":[103],"array":[104],"parameters":[107],"that":[108],"can":[109],"be":[110],"configured":[111],"balance":[113],"area,":[114],"power":[115],"performance.":[117],"And":[118],"adopt":[120],"second-order":[122],"polynomial":[123],"approximate":[125],"activation":[127],"functions":[128],"which":[131,198],"balances":[132],"computational":[134],"accuracy":[135],"resource":[137],"utilization,":[138],"Implemented":[139],"XCZU6EG":[141],"FPGA":[142],"running":[143],"at":[144,164],"238":[145],"MHz,":[146],"our":[147,167,203],"work":[148],"performance":[151],"7.64":[153],"GOP/s.":[154],"Compared":[155],"Intel":[160],"Xeon":[161],"E5-2620":[162],"CPU":[163],"2.10":[165],"GHz,":[166],"parallel":[168],"architecture":[170],"achieves":[171],"90\u00d7":[172],"speedup":[173],"small":[176],"25":[179],"x":[180],"speed-up":[181],"one.":[185],"The":[186],"total":[187],"consumption":[188],"is":[191],"77%":[192],"less":[193],"than":[194],"state-of-the-art":[196],"works',":[197],"implies":[199],"compactness":[201],"work.":[204]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}