{"id":"https://openalex.org/W2109132176","doi":"https://doi.org/10.1109/icip.2008.4712027","title":"N-meander scanning trace a method for the on-chip bandwidth reduction","display_name":"N-meander scanning trace a method for the on-chip bandwidth reduction","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2109132176","doi":"https://doi.org/10.1109/icip.2008.4712027","mag":"2109132176"},"language":"en","primary_location":{"id":"doi:10.1109/icip.2008.4712027","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icip.2008.4712027","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Image Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070084354","display_name":"Radomir Jakovljevi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I4068193","display_name":"University of Belgrade","ror":"https://ror.org/02qsmb048","country_code":"RS","type":"education","lineage":["https://openalex.org/I4068193"]}],"countries":["RS"],"is_corresponding":true,"raw_author_name":"Radomir Jakovljevic","raw_affiliation_strings":["Department of Computer Science, University of Belgrade, Serbia","Dept. of Comput. Sci., Univ. of Belgrade, Belgrade"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Belgrade, Serbia","institution_ids":["https://openalex.org/I4068193"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Univ. of Belgrade, Belgrade","institution_ids":["https://openalex.org/I4068193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040313907","display_name":"A. Beric","orcid":"https://orcid.org/0000-0002-2933-371X"},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aleksandar Beric","raw_affiliation_strings":["Silicon Hive, Eindhoven, Netherlands","Silicon Hive, Eindhoven"],"affiliations":[{"raw_affiliation_string":"Silicon Hive, Eindhoven, Netherlands","institution_ids":[]},{"raw_affiliation_string":"Silicon Hive, Eindhoven","institution_ids":["https://openalex.org/I93085520"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5070084354"],"corresponding_institution_ids":["https://openalex.org/I4068193"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13840117,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1404","last_page":"1407"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.777707576751709},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6608400344848633},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6416046023368835},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5979892015457153},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.48051437735557556},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.46522849798202515},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4527209401130676},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42565327882766724},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4001716673374176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35126370191574097},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3424531817436218},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31935933232307434},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29932838678359985},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15471184253692627},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09983241558074951}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.777707576751709},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6608400344848633},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6416046023368835},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5979892015457153},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.48051437735557556},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.46522849798202515},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4527209401130676},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42565327882766724},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4001716673374176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35126370191574097},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3424531817436218},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31935933232307434},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29932838678359985},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15471184253692627},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09983241558074951},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icip.2008.4712027","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icip.2008.4712027","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Image Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1994115836","https://openalex.org/W2109548381","https://openalex.org/W2122941694","https://openalex.org/W2138952066","https://openalex.org/W2144820986","https://openalex.org/W2155778133","https://openalex.org/W2725179571"],"related_works":["https://openalex.org/W2354036839","https://openalex.org/W2044064773","https://openalex.org/W1575240748","https://openalex.org/W1975901677","https://openalex.org/W4312264564","https://openalex.org/W3048967625","https://openalex.org/W4321458411","https://openalex.org/W2564569739","https://openalex.org/W1975444747","https://openalex.org/W2136268150"],"abstract_inverted_index":{"In":[0,67],"video":[1,140],"processing,":[2],"a":[3,8,72,133],"multilevel":[4],"memory":[5,18,26,33,41,59,78,83,103,114],"hierarchy":[6],"is":[7,51,116],"typical":[9],"answer":[10],"to":[11,74],"the":[12,21,24,32,38,45,76,81,89,92,102,112,123,130,143],"high":[13],"off-chip":[14,25,113],"bandwidth":[15,94,115],"requirements.":[16],"Multilevel":[17],"hierarchies":[19],"reduce":[20,75],"number":[22],"of":[23,132,148],"accesses":[27],"by":[28],"moving":[29],"them":[30],"within":[31],"hierarchy.":[34],"This":[35,50],"results":[36],"in":[37,54,139],"increased":[39],"on-chip":[40,77,93],"bandwidth,":[42,79],"which":[43,126],"influences":[44],"power":[46],"consumption":[47],"and":[48,65,101],"performance.":[49],"especially":[52],"visible":[53],"applications":[55],"that":[56],"require":[57],"large":[58],"capacity,":[60],"such":[61],"as":[62],"motion":[63,135],"estimation":[64,136],"compensation.":[66],"this":[68],"paper,":[69],"we":[70,127],"present":[71],"method":[73,87,119,144],"under":[80],"moderate":[82],"capacity":[84,104],"increase.":[85],"Our":[86],"allows":[88],"trade-off":[90],"between":[91],"reduction":[95],"factor":[96],"(for":[97,106],"example":[98,107,131],"4":[99],"times)":[100],"increase":[105],"20%).":[108],"With":[109],"both":[110],"cases,":[111],"intact.":[117],"The":[118],"does":[120],"not":[121],"impair":[122],"algorithmic":[124],"quality,":[125],"show":[128],"on":[129],"high-quality":[134],"algorithm":[137],"used":[138],"post-processing.":[141],"Also,":[142],"enables":[145],"higher":[146],"utilization":[147],"processing":[149],"resources.":[150]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}