{"id":"https://openalex.org/W1609598878","doi":"https://doi.org/10.1109/icinfa.2015.7279747","title":"Design of digital signal spectrum analyzer based on FPGA","display_name":"Design of digital signal spectrum analyzer based on FPGA","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W1609598878","doi":"https://doi.org/10.1109/icinfa.2015.7279747","mag":"1609598878"},"language":"en","primary_location":{"id":"doi:10.1109/icinfa.2015.7279747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icinfa.2015.7279747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Information and Automation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007660165","display_name":"Dewen Qi","orcid":null},"institutions":[{"id":"https://openalex.org/I75689368","display_name":"Communication University of China","ror":"https://ror.org/04facbs33","country_code":"CN","type":"education","lineage":["https://openalex.org/I75689368"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Dewen Qi","raw_affiliation_strings":["Engineering Center of Digital Audio & Video, Communication University of China, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Engineering Center of Digital Audio & Video, Communication University of China, Beijing, China","institution_ids":["https://openalex.org/I75689368"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034189661","display_name":"Xuan Guo","orcid":"https://orcid.org/0000-0001-8052-6165"},"institutions":[{"id":"https://openalex.org/I75689368","display_name":"Communication University of China","ror":"https://ror.org/04facbs33","country_code":"CN","type":"education","lineage":["https://openalex.org/I75689368"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Guo","raw_affiliation_strings":["Engineering Center of Digital Audio & Video, Communication University of China, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Engineering Center of Digital Audio & Video, Communication University of China, Beijing, China","institution_ids":["https://openalex.org/I75689368"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100544782","display_name":"Weitao Du","orcid":null},"institutions":[{"id":"https://openalex.org/I75689368","display_name":"Communication University of China","ror":"https://ror.org/04facbs33","country_code":"CN","type":"education","lineage":["https://openalex.org/I75689368"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weitao Du","raw_affiliation_strings":["Engineering Center of Digital Audio & Video, Communication University of China, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Engineering Center of Digital Audio & Video, Communication University of China, Beijing, China","institution_ids":["https://openalex.org/I75689368"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007660165"],"corresponding_institution_ids":["https://openalex.org/I75689368"],"apc_list":null,"apc_paid":null,"fwci":0.6732,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72932444,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"2725","last_page":"2729"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9283000230789185,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9283000230789185,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7665976881980896},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.7528687715530396},{"id":"https://openalex.org/keywords/logic-analyzer","display_name":"Logic analyzer","score":0.7406132221221924},{"id":"https://openalex.org/keywords/spectrum-analyzer","display_name":"Spectrum analyzer","score":0.7206451892852783},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.672959566116333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6214381456375122},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5846229791641235},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5632625222206116},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5171055793762207},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.43773549795150757},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13939166069030762}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7665976881980896},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.7528687715530396},{"id":"https://openalex.org/C188434589","wikidata":"https://www.wikidata.org/wiki/Q1478762","display_name":"Logic analyzer","level":3,"score":0.7406132221221924},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.7206451892852783},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.672959566116333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6214381456375122},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5846229791641235},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5632625222206116},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5171055793762207},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.43773549795150757},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13939166069030762},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icinfa.2015.7279747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icinfa.2015.7279747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Information and Automation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W4248511430"],"related_works":["https://openalex.org/W2347516859","https://openalex.org/W2359159547","https://openalex.org/W2373379168","https://openalex.org/W836134935","https://openalex.org/W2364438667","https://openalex.org/W2073265591","https://openalex.org/W2378290502","https://openalex.org/W2354125465","https://openalex.org/W174587475","https://openalex.org/W2385951562"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,13,36,104],"hardware":[4,15,107],"software":[5,108],"co-design":[6,109],"of":[7,61,73,106,110],"embedded":[8,31,86],"digital":[9,14],"spectrum":[10,43,54,79],"analyzer.":[11],"As":[12],"design,":[16],"it":[17,25],"achieves":[18],"better":[19],"portability":[20],"and":[21,30,38,77],"modularity":[22],"so":[23],"that":[24],"could":[26],"be":[27,117],"easily":[28],"deployed":[29],"into":[32],"other":[33],"systems":[34],"as":[35,103],"module":[37],"conduct":[39],"arbitrary":[40],"intermediate":[41],"nodes":[42],"monitoring":[44],"with":[45,81],"ease":[46],"while":[47],"such":[48],"tasks":[49],"are":[50],"hard":[51],"for":[52,90,119],"traditional":[53,85],"analysis":[55,76],"instruments":[56],"to":[57],"accomplish":[58],"since":[59],"most":[60],"them":[62],"only":[63],"provide":[64],"limited":[65],"user":[66],"interface.":[67],"Besides,":[68],"this":[69,100],"design":[70,101],"implements":[71],"functions":[72],"real-time":[74,78],"signal":[75],"display":[80],"VGA":[82],"port,":[83],"which":[84,115],"data":[87],"observation":[88],"systems,":[89],"example":[91],"SignalTap":[92],"II":[93],"Logic":[94],"Analyzer,":[95],"do":[96],"not":[97],"have.":[98],"Furthermore,":[99],"serves":[102],"sample":[105],"soft-core":[111],"processor":[112],"based":[113],"system,":[114],"can":[116],"used":[118],"reference.":[120]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}