{"id":"https://openalex.org/W4386883368","doi":"https://doi.org/10.1109/iciis58898.2023.10253607","title":"RV32IMF Five-Stage Pipeline Implementation with Interrupt and Random Number Generation Units","display_name":"RV32IMF Five-Stage Pipeline Implementation with Interrupt and Random Number Generation Units","publication_year":2023,"publication_date":"2023-08-25","ids":{"openalex":"https://openalex.org/W4386883368","doi":"https://doi.org/10.1109/iciis58898.2023.10253607"},"language":"en","primary_location":{"id":"doi:10.1109/iciis58898.2023.10253607","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iciis58898.2023.10253607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 17th International Conference on Industrial and Information Systems (ICIIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005956303","display_name":"Dinindu Thilakarathna","orcid":null},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Dinindu Thilakarathna","raw_affiliation_strings":["University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","institution_ids":["https://openalex.org/I111199411"]},{"raw_affiliation_string":"Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112398822","display_name":"Heshan Dissanayake","orcid":null},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Heshan Dissanayake","raw_affiliation_strings":["University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","institution_ids":["https://openalex.org/I111199411"]},{"raw_affiliation_string":"Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110943453","display_name":"Buddhi Perera","orcid":null},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Buddhi Perera","raw_affiliation_strings":["University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","institution_ids":["https://openalex.org/I111199411"]},{"raw_affiliation_string":"Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058096999","display_name":"Roshan Ragel","orcid":"https://orcid.org/0000-0002-4511-2335"},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Roshan Ragel","raw_affiliation_strings":["University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","institution_ids":["https://openalex.org/I111199411"]},{"raw_affiliation_string":"Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062568340","display_name":"Isuru Dasanayake","orcid":"https://orcid.org/0000-0001-8783-2405"},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Isuru Dasanayake","raw_affiliation_strings":["University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","institution_ids":["https://openalex.org/I111199411"]},{"raw_affiliation_string":"Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022212243","display_name":"Mahanama Wickramasinghe","orcid":"https://orcid.org/0000-0003-0899-2705"},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Mahanama Wickramasinghe","raw_affiliation_strings":["University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","institution_ids":["https://openalex.org/I111199411"]},{"raw_affiliation_string":"Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004075430","display_name":"Isuru Nawinne","orcid":"https://orcid.org/0009-0001-4760-3533"},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Isuru Nawinne","raw_affiliation_strings":["University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Peradeniya Peradeniya,Department of Computer Engineering Faculty of Engineering,Sri Lanka","institution_ids":["https://openalex.org/I111199411"]},{"raw_affiliation_string":"Department of Computer Engineering Faculty of Engineering, University of Peradeniya Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13110266,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8054787516593933},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.796200156211853},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.749584436416626},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6677029132843018},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5628045201301575},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4983484745025635},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4388788938522339},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41683584451675415},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3396231532096863},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24286630749702454},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.07918250560760498}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8054787516593933},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.796200156211853},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.749584436416626},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6677029132843018},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5628045201301575},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4983484745025635},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4388788938522339},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41683584451675415},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3396231532096863},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24286630749702454},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.07918250560760498}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iciis58898.2023.10253607","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iciis58898.2023.10253607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 17th International Conference on Industrial and Information Systems (ICIIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1217759484","display_name":null,"funder_award_id":"URG/2022/39/E","funder_id":"https://openalex.org/F4320325474","funder_display_name":"University of Peradeniya"}],"funders":[{"id":"https://openalex.org/F4320325474","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1567646530"],"related_works":["https://openalex.org/W4288898221","https://openalex.org/W2358308054","https://openalex.org/W2391783641","https://openalex.org/W2109690896","https://openalex.org/W4231875098","https://openalex.org/W4230529130","https://openalex.org/W2391365542","https://openalex.org/W2361731841","https://openalex.org/W2386367690","https://openalex.org/W4243198198"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,23,67],"five-stage":[4],"pipeline":[5],"implementation":[6],"of":[7,22,53,58,75],"the":[8,32,36,51,54,73],"RV32IMF":[9],"instruction":[10],"set":[11],"is":[12,62],"presented":[13],"for":[14],"distributed":[15],"event-driven":[16],"random":[17],"calculations.":[18],"The":[19,44,82],"system":[20,55],"consists":[21],"network":[24],"interface":[25],"and":[26,87,92],"an":[27],"interrupt":[28],"controller":[29],"to":[30,64],"handle":[31],"data":[33],"communication":[34],"within":[35],"Network-on-Chip,":[37],"which":[38,61],"connects":[39],"multiple":[40],"core":[41,59],"processing":[42],"units.":[43],"Network":[45],"on":[46],"Chip":[47],"(NoC)":[48],"architecture":[49,84],"enhances":[50],"scalability":[52],"in":[56],"terms":[57],"count,":[60],"hard":[63],"achieve":[65],"with":[66,89],"bus-based":[68],"architecture.":[69],"Further,":[70],"interrupts":[71],"offer":[72],"advantage":[74],"facilitating":[76],"time-critical":[77],"message":[78],"passing":[79],"among":[80],"cores.":[81],"proposed":[83],"was":[85],"implemented":[86],"tested":[88],"Altera":[90],"DE2":[91],"DE5":[93],"FPGA":[94],"boards.":[95]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}