{"id":"https://openalex.org/W2783897327","doi":"https://doi.org/10.1109/iciinfs.2016.8262971","title":"Asic design of low power VLSI architecture for different multiplier algorithms using compressors","display_name":"Asic design of low power VLSI architecture for different multiplier algorithms using compressors","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2783897327","doi":"https://doi.org/10.1109/iciinfs.2016.8262971","mag":"2783897327"},"language":"en","primary_location":{"id":"doi:10.1109/iciinfs.2016.8262971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2016.8262971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Conference on Industrial and Information Systems (ICIIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112285964","display_name":"R. Abhilash","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"R. Abhilash","raw_affiliation_strings":["Department of ECE, BVRIT, Telangana, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, BVRIT, Telangana, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007581501","display_name":"Sanjay Dubey","orcid":"https://orcid.org/0000-0003-3845-7738"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sanjay Dubey","raw_affiliation_strings":["Department of ECE, BVRIT, Telangana, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, BVRIT, Telangana, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109209028","display_name":"M. C. Chinnaaiah","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. C. Chinnaaiah","raw_affiliation_strings":["Department of ECE, BVRIT, Telangana, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, BVRIT, Telangana, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112285964"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68766463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"22","issue":null,"first_page":"387","last_page":"392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.722232460975647},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7137655019760132},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.66160649061203},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6436780095100403},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6430981755256653},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6415848731994629},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5459631085395813},{"id":"https://openalex.org/keywords/gas-compressor","display_name":"Gas compressor","score":0.45081621408462524},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4387664198875427},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.43151143193244934},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4287072420120239},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.42067956924438477},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3776090145111084},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.367408812046051},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2689288854598999},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19717377424240112},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19403335452079773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10090923309326172}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.722232460975647},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7137655019760132},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.66160649061203},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6436780095100403},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6430981755256653},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6415848731994629},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5459631085395813},{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.45081621408462524},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4387664198875427},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.43151143193244934},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4287072420120239},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.42067956924438477},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3776090145111084},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.367408812046051},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2689288854598999},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19717377424240112},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19403335452079773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10090923309326172},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iciinfs.2016.8262971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2016.8262971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 11th International Conference on Industrial and Information Systems (ICIIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1494173673","https://openalex.org/W1510115303","https://openalex.org/W1518236483","https://openalex.org/W1524331697","https://openalex.org/W1983849809","https://openalex.org/W2026445983","https://openalex.org/W2026926212","https://openalex.org/W2048773562","https://openalex.org/W2136752682","https://openalex.org/W2479933842","https://openalex.org/W2487849816","https://openalex.org/W6662825309"],"related_works":["https://openalex.org/W2117342402","https://openalex.org/W2889102485","https://openalex.org/W4312097652","https://openalex.org/W2388299947","https://openalex.org/W2128735135","https://openalex.org/W2134697552","https://openalex.org/W1663661117","https://openalex.org/W2059812140","https://openalex.org/W4385831984","https://openalex.org/W3047211184"],"abstract_inverted_index":{"In":[0,97,157],"most":[1],"of":[2,16,38,55,71,82,183],"the":[3,10,14,69,89,100,118,142,159,170],"digital":[4,23],"systems,":[5],"adders":[6],"and":[7,41,59,85,104,126,167],"multipliers":[8],"are":[9,78,92,121,127,178],"fundamental":[11],"components":[12],"in":[13,68,148,175,181],"design":[15,70],"many":[17],"applications":[18],"domains":[19],"such":[20,30],"as":[21,31],"a":[22,47],"signal":[24],"processing":[25],"especially":[26],"for":[27,50,114,132],"multimedia":[28],"application":[29],"graphics":[32],"3D":[33],"depends":[34],"on":[35],"extensive":[36],"number":[37],"multiplication,":[39],"scientific":[40],"numerical":[42],"applications.":[43],"This":[44],"paper":[45,99],"proposes":[46],"novel":[48,102],"Compressors":[49],"low":[51,109],"power":[52],"VLSI":[53],"architecture":[54,107],"different":[56,115],"multiplier":[57,84,165,176],"Algorithms":[58],"their":[60],"ASIC":[61],"design.":[62],"Purely":[63],"combinational":[64],"logic":[65],"is":[66,138],"used":[67,113,174],"these":[72],"multipliers.":[73,116],"The":[74,135],"partial":[75,90],"product":[76],"bits":[77],"obtained":[79],"by":[80,153],"ANDing":[81],"both":[83],"multiplicand":[86],"bit.":[87],"Then":[88],"Products":[91],"summed":[93],"using":[94,123,129,141],"compressor":[95],"technique.":[96],"this":[98],"proposed":[101,119,171],"4-2":[103],"5-2":[105],"compressors":[106,172],"achieve":[108],"energy":[110],"consumption,":[111],"when":[112,173],"All":[117],"architectures":[120],"designed":[122],"Verilog":[124],"HDL":[125],"simulated":[128],"Xilinx":[130],"tool":[131],"functionality":[133],"verification.":[134],"physical":[136],"verification":[137],"also":[139],"done":[140],"180nm":[143],"tsmc":[144],"technology":[145],"library,":[146],"operating":[147],"slow":[149],"(balanced-tree)":[150],"conditions":[151],"generated":[152],"Encounter":[154],"(R)":[155],"compiler.":[156],"particular,":[158],"results":[160],"were":[161],"compared":[162],"with":[163],"conventional":[164],"algorithms":[166,177],"found":[168],"that":[169],"more":[179],"efficient":[180],"terms":[182],"power.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}