{"id":"https://openalex.org/W2021282939","doi":"https://doi.org/10.1109/iciinfs.2008.4798478","title":"An Analytical Approach to Direct IP Protection of VLSI Floorplans","display_name":"An Analytical Approach to Direct IP Protection of VLSI Floorplans","publication_year":2008,"publication_date":"2008-12-01","ids":{"openalex":"https://openalex.org/W2021282939","doi":"https://doi.org/10.1109/iciinfs.2008.4798478","mag":"2021282939"},"language":"en","primary_location":{"id":"doi:10.1109/iciinfs.2008.4798478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2008.4798478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101919576","display_name":"Debasri Saha","orcid":"https://orcid.org/0000-0002-7935-0980"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debasri Saha","raw_affiliation_strings":["Advanced Computing & Microelectronics Unit, Indian Statistical Institute, Calcutta, India","Adv. Comput. & Microelectron. Unit, Indian Stat. Inst., Kolkata"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Computing & Microelectronics Unit, Indian Statistical Institute, Calcutta, India","institution_ids":["https://openalex.org/I6498739"]},{"raw_affiliation_string":"Adv. Comput. & Microelectron. Unit, Indian Stat. Inst., Kolkata","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021904459","display_name":"Susmita Sur\u2010Kolay","orcid":"https://orcid.org/0000-0002-2052-3779"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Susmita Sur-Kolay","raw_affiliation_strings":["Advanced Computing & Microelectronics Unit, Indian Statistical Institute, Calcutta, India","Adv. Comput. & Microelectron. Unit, Indian Stat. Inst., Kolkata"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Computing & Microelectronics Unit, Indian Statistical Institute, Calcutta, India","institution_ids":["https://openalex.org/I6498739"]},{"raw_affiliation_string":"Adv. Comput. & Microelectron. Unit, Indian Stat. Inst., Kolkata","institution_ids":["https://openalex.org/I6498739"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I6498739"],"apc_list":null,"apc_paid":null,"fwci":0.4744,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53079319,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7233430743217468},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7229810357093811},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.573081910610199},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.5427934527397156},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.46321114897727966},{"id":"https://openalex.org/keywords/ascii","display_name":"ASCII","score":0.445990651845932},{"id":"https://openalex.org/keywords/file-system","display_name":"File system","score":0.4400206208229065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3745601177215576},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2488449513912201},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23893305659294128},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1971392035484314}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7233430743217468},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7229810357093811},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.573081910610199},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.5427934527397156},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.46321114897727966},{"id":"https://openalex.org/C196832560","wikidata":"https://www.wikidata.org/wiki/Q8815","display_name":"ASCII","level":2,"score":0.445990651845932},{"id":"https://openalex.org/C2780940931","wikidata":"https://www.wikidata.org/wiki/Q174989","display_name":"File system","level":2,"score":0.4400206208229065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3745601177215576},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2488449513912201},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23893305659294128},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1971392035484314}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iciinfs.2008.4798478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2008.4798478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1660562555","https://openalex.org/W1981846784","https://openalex.org/W2002469393","https://openalex.org/W2019778981","https://openalex.org/W2100286483","https://openalex.org/W2100740271","https://openalex.org/W2106366463","https://openalex.org/W2123424649","https://openalex.org/W2131979475","https://openalex.org/W2135118255","https://openalex.org/W2148777220","https://openalex.org/W2153770483","https://openalex.org/W2154462472","https://openalex.org/W2157291428","https://openalex.org/W2169091116","https://openalex.org/W4239854918","https://openalex.org/W4247393779","https://openalex.org/W4289127653","https://openalex.org/W6683303788"],"related_works":["https://openalex.org/W2133901311","https://openalex.org/W2136768364","https://openalex.org/W2087871358","https://openalex.org/W4386643835","https://openalex.org/W2120361800","https://openalex.org/W2182445672","https://openalex.org/W2781601456","https://openalex.org/W3010631755","https://openalex.org/W2181385951","https://openalex.org/W2783276420"],"abstract_inverted_index":{"In":[0,27,146],"the":[1,15,69,77,80,82,104,108,113,123],"DSM":[2],"VLSI":[3,24],"technology,":[4],"wide-spread":[5],"design":[6,28,32,40,49,61,87,101,114,119],"reuse":[7],"to":[8,46,58,75,133,140],"meet":[9],"customer's":[10],"requirements":[11],"in":[12,103,157],"time":[13,57,161],"enhances":[14],"probability":[16],"of":[17,19,23,38,72,79,85,100,112,118,126,159],"infringement":[18],"intellectual":[20],"property":[21],"(IP)":[22],"physical":[25,127],"design.":[26],"storage":[29],"or":[30],"during":[31],"transmission":[33],"between":[34],"two":[35],"parties,":[36],"encryption":[37,64],"a":[39,43,48,73,86],"file":[41,74,143],"is":[42,131],"well-known":[44],"technique":[45,130],"protect":[47,134],"against":[50],"hacking,":[51],"although":[52],"it":[53],"takes":[54],"significantly":[55],"long":[56],"encrypt":[59],"large":[60],"files.":[62],"While":[63],"basically":[65],"substitutes":[66],"and":[67,93,106,110,162],"shuffles":[68],"bits/ASCII":[70],"values":[71],"conceal":[76],"contents":[78],"file,":[81],"IP":[83],"value":[84],"obtained":[88],"from":[89],"optimized":[90],"partitioning,":[91],"floorplanning":[92],"placement":[94],"can":[95],"be":[96],"protected":[97],"by":[98],"redistribution":[99],"elements":[102],"modules":[105],"exchanging":[107],"locations":[109],"orientations":[111],"modules.":[115],"As":[116],"security":[117],"through":[120],"perturbation":[121],"exploits":[122],"basic":[124],"properties":[125],"design,":[128],"this":[129,147],"applicable":[132],"any":[135],"intermediate":[136],"phase,":[137],"not":[138],"restricted":[139],"binary/ASCII":[141],"GDSII/OASIS":[142],"format":[144],"only.":[145],"paper,":[148],"encoding":[149],"moves":[150],"for":[151],"various":[152],"floorplan":[153],"representations":[154],"are":[155,170],"analyzed":[156],"terms":[158],"their":[160],"space":[163],"requirements.":[164],"Experimental":[165],"results":[166],"on":[167],"MCNC":[168],"benchmarks":[169],"encouraging.":[171]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}