{"id":"https://openalex.org/W2538717633","doi":"https://doi.org/10.1109/iciinfs.2008.4798399","title":"Delay Estimation for On-Chip VLSI Interconnect using Weibull Distribution Function","display_name":"Delay Estimation for On-Chip VLSI Interconnect using Weibull Distribution Function","publication_year":2008,"publication_date":"2008-12-01","ids":{"openalex":"https://openalex.org/W2538717633","doi":"https://doi.org/10.1109/iciinfs.2008.4798399","mag":"2538717633"},"language":"en","primary_location":{"id":"doi:10.1109/iciinfs.2008.4798399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2008.4798399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012097209","display_name":"Rajib Kar","orcid":"https://orcid.org/0000-0002-5789-0580"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"R. Kar","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010160530","display_name":"Anuran Chattaraj","orcid":null},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Chattaraj","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067032127","display_name":"Aniruddha Chandra","orcid":"https://orcid.org/0000-0002-9247-9009"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Chandra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112556114","display_name":"Ashis Kumar Mal","orcid":null},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.K. Mal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004874741","display_name":"A. K. Bhattacharjee","orcid":"https://orcid.org/0000-0002-7977-1961"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.K. Bhattacharjee","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Durgapur, West Bengal, India","institution_ids":["https://openalex.org/I155837530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5012097209"],"corresponding_institution_ids":["https://openalex.org/I155837530"],"apc_list":null,"apc_paid":null,"fwci":1.3318,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83136593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.9351688623428345},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.6193237900733948},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6181964874267578},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6024428606033325},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5734787583351135},{"id":"https://openalex.org/keywords/weibull-distribution","display_name":"Weibull distribution","score":0.5726392269134521},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5439342260360718},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5247892737388611},{"id":"https://openalex.org/keywords/impulse","display_name":"Impulse (physics)","score":0.4597058892250061},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.4505886137485504},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32876700162887573},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.27980297803878784},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21151557564735413},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17653441429138184},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12909802794456482},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08292391896247864},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0721585750579834}],"concepts":[{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.9351688623428345},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6193237900733948},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6181964874267578},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6024428606033325},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5734787583351135},{"id":"https://openalex.org/C173291955","wikidata":"https://www.wikidata.org/wiki/Q732332","display_name":"Weibull distribution","level":2,"score":0.5726392269134521},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5439342260360718},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5247892737388611},{"id":"https://openalex.org/C70836080","wikidata":"https://www.wikidata.org/wiki/Q837940","display_name":"Impulse (physics)","level":2,"score":0.4597058892250061},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.4505886137485504},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32876700162887573},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27980297803878784},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21151557564735413},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17653441429138184},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12909802794456482},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08292391896247864},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0721585750579834},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iciinfs.2008.4798399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2008.4798399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1667165204","https://openalex.org/W1984588379","https://openalex.org/W1996160600","https://openalex.org/W2007380193","https://openalex.org/W2018785091","https://openalex.org/W2091696547","https://openalex.org/W2107608152","https://openalex.org/W2111183063","https://openalex.org/W2123692429","https://openalex.org/W2133365606","https://openalex.org/W2153558271","https://openalex.org/W2154363431","https://openalex.org/W2163626738","https://openalex.org/W2171141198","https://openalex.org/W2801179766","https://openalex.org/W4247380242","https://openalex.org/W4247970051","https://openalex.org/W4300223101","https://openalex.org/W6829636747"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W2020200124","https://openalex.org/W1691923927","https://openalex.org/W2380365775","https://openalex.org/W4238419543","https://openalex.org/W2182628752","https://openalex.org/W2206152988","https://openalex.org/W2109891029","https://openalex.org/W2145535176","https://openalex.org/W2367816239"],"abstract_inverted_index":{"In":[0],"deep":[1],"sub-micrometer":[2],"(DSM)":[3],"regime":[4],"the":[5,14,24,32,48,89,114,138,141],"on-chip":[6],"interconnect":[7,25,49,102],"delay":[8,26,73,78,105,118,142],"is":[9,107],"significantly":[10],"more":[11,71],"dominating":[12],"than":[13],"gate":[15],"delay.":[16,50,103],"Several":[17,51],"approaches":[18,53],"have":[19,61],"been":[20,62],"proposed":[21],"to":[22,69,76,113],"capture":[23],"accurately":[27],"and":[28,127],"efficiently.":[29],"By":[30],"interpreting":[31],"impulse":[33],"response":[34],"of":[35,140],"a":[36,40,97,132,147],"linear":[37],"circuit":[38,111],"as":[39],"probability":[41],"distribution":[42],"function":[43],"(PDF),":[44],"Elmore":[45,77],"first":[46],"estimated":[47],"other":[52],"like":[54],"PRIMO,":[55],"AWE,":[56],"h-Gamma,":[57],"WED,":[58],"D2M":[59],"etc.":[60],"reported":[63],"so":[64],"far,":[65],"which":[66],"are":[67],"shown":[68],"be":[70,121],"accurate":[72],"estimation":[74],"compared":[75],"metric.":[79],"But":[80],"they":[81],"suffer":[82],"from":[83,146],"computational":[84],"complexity":[85],"when":[86],"using":[87,131],"in":[88],"total":[90],"IC":[91],"design":[92],"processes.":[93],"Our":[94],"work":[95],"presents":[96],"closed":[98],"form":[99],"formula":[100],"for":[101,124,144],"The":[104,117],"metric":[106,119,143],"derived":[108],"by":[109,130],"matching":[110],"moments":[112],"Weibull":[115],"distribution.":[116],"can":[120],"easily":[122],"implemented":[123],"both":[125],"step":[126],"ramp":[128],"inputs":[129],"single":[133],"look-up":[134],"table.":[135],"Experiments":[136],"validate":[137],"effectiveness":[139],"nets":[145],"real":[148],"industrial":[149],"design.":[150]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
