{"id":"https://openalex.org/W2543479027","doi":"https://doi.org/10.1109/iciinfs.2008.4798393","title":"Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA","display_name":"Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA","publication_year":2008,"publication_date":"2008-12-01","ids":{"openalex":"https://openalex.org/W2543479027","doi":"https://doi.org/10.1109/iciinfs.2008.4798393","mag":"2543479027"},"language":"en","primary_location":{"id":"doi:10.1109/iciinfs.2008.4798393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2008.4798393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080026041","display_name":"Manish Kumar Jaiswal","orcid":"https://orcid.org/0000-0002-8722-508X"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manish Kumar Jaiswal","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009851991","display_name":"Nitin Chandrachoodan","orcid":"https://orcid.org/0000-0002-9258-7317"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nitin Chandrachoodan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9819999933242798,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9646999835968018,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rounding","display_name":"Rounding","score":0.884249210357666},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.867950439453125},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6875396370887756},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6800398230552673},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6084942817687988},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5721529722213745},{"id":"https://openalex.org/keywords/ieee-floating-point","display_name":"IEEE floating point","score":0.5599718689918518},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.5504218935966492},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5462798476219177},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4929523468017578},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.43155166506767273},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4044458866119385},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2019650638103485},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13491889834403992},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09281203150749207}],"concepts":[{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.884249210357666},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.867950439453125},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6875396370887756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6800398230552673},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6084942817687988},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5721529722213745},{"id":"https://openalex.org/C137231763","wikidata":"https://www.wikidata.org/wiki/Q828287","display_name":"IEEE floating point","level":3,"score":0.5599718689918518},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.5504218935966492},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5462798476219177},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4929523468017578},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.43155166506767273},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4044458866119385},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2019650638103485},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13491889834403992},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09281203150749207},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iciinfs.2008.4798393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2008.4798393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1861262881","https://openalex.org/W2109753505"],"related_works":["https://openalex.org/W2596474508","https://openalex.org/W3215589575","https://openalex.org/W1573821047","https://openalex.org/W2565957982","https://openalex.org/W3193325075","https://openalex.org/W2730658480","https://openalex.org/W2587538765","https://openalex.org/W2797902698","https://openalex.org/W2169016399","https://openalex.org/W2576390192"],"abstract_inverted_index":{"An":[0],"efficient":[1,34],"architecture":[2],"for":[3],"implementation":[4],"of":[5,23,36,59,71],"double":[6],"precision":[7],"floating":[8],"point":[9],"multiplication":[10],"on":[11,20,42,52],"field":[12],"programmable":[13],"gate":[14],"array":[15],"(FPGA)":[16],"is":[17,62],"presented,":[18],"based":[19],"the":[21,60,68,96,101,105],"use":[22,35],"partial":[24,83],"block":[25],"multipliers.":[26],"The":[27,57],"proposed":[28,106],"module":[29,107],"gives":[30],"excellent":[31],"performance":[32],"with":[33,82],"resources,":[37],"achieving":[38],"upto":[39],"292":[40],"MHz":[41,51],"a":[43,53],"Xilinx":[44,54],"Virtex":[45,55],"II":[46],"Pro":[47],"device":[48],"and":[49],"325":[50],"IV.":[56],"cost":[58],"design":[61],"an":[63],"error":[64],"when":[65,80],"compared":[66],"to":[67,73,89],"IEEE":[69],"standard,":[70],"up":[72,88],"1":[74],"unit":[75],"in":[76,100],"last":[77],"place":[78],"(ulp)":[79],"used":[81],"nearest":[84],"value":[85],"rounding,":[86],"or":[87],"2":[90],"ulp":[91],"without":[92],"rounding.":[93],"Comparisons":[94],"against":[95],"best":[97],"reported":[98],"multipliers":[99],"literature":[102],"show":[103],"that":[104],"can":[108],"outperform":[109],"them.":[110]},"counts_by_year":[{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}