{"id":"https://openalex.org/W2542015681","doi":"https://doi.org/10.1109/iciinfs.2008.4798389","title":"Mesh-of-Tree Based Scalable Network-on-Chip Architecture","display_name":"Mesh-of-Tree Based Scalable Network-on-Chip Architecture","publication_year":2008,"publication_date":"2008-12-01","ids":{"openalex":"https://openalex.org/W2542015681","doi":"https://doi.org/10.1109/iciinfs.2008.4798389","mag":"2542015681"},"language":"en","primary_location":{"id":"doi:10.1109/iciinfs.2008.4798389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2008.4798389","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100801779","display_name":"Santanu Kundu","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Santanu Kundu","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061164003","display_name":"Radha Purnima Dasari","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Radha Purnima Dasari","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077947010","display_name":"Santanu Chattopadhyay","orcid":"https://orcid.org/0000-0002-1227-0732"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santanu Chattopadhyay","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103084838","display_name":"Kanchan Manna","orcid":"https://orcid.org/0000-0002-2325-8093"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kanchan Manna","raw_affiliation_strings":["School of Information Technology, Indian Institute of Technology Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"School of Information Technology, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100801779"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.3666,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.72486577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.9215649366378784},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8280346393585205},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5735962986946106},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.5710944533348083},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5710745453834534},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5684165358543396},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5426592826843262},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5417275428771973},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5023632049560547},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4479474723339081},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.29409223794937134},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07985720038414001}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.9215649366378784},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8280346393585205},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5735962986946106},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.5710944533348083},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5710745453834534},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5684165358543396},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5426592826843262},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5417275428771973},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5023632049560547},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4479474723339081},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.29409223794937134},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07985720038414001},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iciinfs.2008.4798389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iciinfs.2008.4798389","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1984520032","https://openalex.org/W2011403724","https://openalex.org/W2061920259","https://openalex.org/W2098156582","https://openalex.org/W2098656685","https://openalex.org/W2101381471","https://openalex.org/W2104332750","https://openalex.org/W2111927499","https://openalex.org/W2116251583","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2160642395","https://openalex.org/W2168665069","https://openalex.org/W2533918618","https://openalex.org/W4245203543"],"related_works":["https://openalex.org/W2383828164","https://openalex.org/W1595151633","https://openalex.org/W2407121197","https://openalex.org/W1678683970","https://openalex.org/W1526558911","https://openalex.org/W3153161784","https://openalex.org/W4313496583","https://openalex.org/W2133937833","https://openalex.org/W2112124673","https://openalex.org/W1983384989"],"abstract_inverted_index":{"Scalability":[0],"has":[1,13,29],"become":[2],"an":[3],"important":[4],"consideration":[5],"in":[6,17],"Network-on-Chip":[7],"(NoC)":[8],"designs.":[9],"The":[10,41],"word":[11],"scalability":[12,42,77],"been":[14],"widely":[15],"used":[16,46],"the":[18,30,38,49,59,62,66,76],"parallel":[19,24],"processing":[20],"community.":[21],"For":[22],"massively":[23],"computing,":[25],"a":[26,53],"scalable":[27],"system":[28,39],"property":[31],"that":[32],"performance":[33],"will":[34],"increase":[35],"linearly":[36],"with":[37],"size.":[40],"analysis":[43],"may":[44],"be":[45],"to":[47],"select":[48],"best":[50],"architecture":[51],"for":[52],"problem":[54,63],"under":[55],"different":[56],"constraints":[57],"on":[58],"growth":[60],"of":[61,68,79],"size":[64],"and":[65],"number":[67],"processors.":[69],"In":[70],"this":[71],"paper,":[72],"we":[73],"have":[74],"analyzed":[75],"issue":[78],"Mesh-of-Tree":[80],"topology":[81],"based":[82],"network.":[83]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}