{"id":"https://openalex.org/W4412972286","doi":"https://doi.org/10.1109/icicdt65192.2025.11078043","title":"Design for Reliability of Multi-Bit Operations in RRAM-Based SIMPLY Logic-in-Memory Circuits","display_name":"Design for Reliability of Multi-Bit Operations in RRAM-Based SIMPLY Logic-in-Memory Circuits","publication_year":2025,"publication_date":"2025-06-23","ids":{"openalex":"https://openalex.org/W4412972286","doi":"https://doi.org/10.1109/icicdt65192.2025.11078043"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt65192.2025.11078043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt65192.2025.11078043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11380/1385089","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080752925","display_name":"Tommaso Zanotti","orcid":"https://orcid.org/0000-0002-4145-8830"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Tommaso Zanotti","raw_affiliation_strings":["University of Modena and Reggio Emilia,DIEF,Modena,Italy,41125"],"affiliations":[{"raw_affiliation_string":"University of Modena and Reggio Emilia,DIEF,Modena,Italy,41125","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093739407","display_name":"Erika Borellini","orcid":null},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Erika Borellini","raw_affiliation_strings":["University of Modena and Reggio Emilia,DIEF,Modena,Italy,41125"],"affiliations":[{"raw_affiliation_string":"University of Modena and Reggio Emilia,DIEF,Modena,Italy,41125","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051704944","display_name":"Massimo Vatalaro","orcid":"https://orcid.org/0000-0001-8689-4073"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Vatalaro","raw_affiliation_strings":["University of Calabria,DIMES,Rende,Italy,87036"],"affiliations":[{"raw_affiliation_string":"University of Calabria,DIMES,Rende,Italy,87036","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028172733","display_name":"Vincenzo Maccaronio","orcid":"https://orcid.org/0009-0002-0331-7209"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Maccaronio","raw_affiliation_strings":["University of Calabria,DIMES,Rende,Italy,87036"],"affiliations":[{"raw_affiliation_string":"University of Calabria,DIMES,Rende,Italy,87036","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005663559","display_name":"Paolo Pavan","orcid":"https://orcid.org/0000-0001-5420-1797"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Pavan","raw_affiliation_strings":["University of Modena and Reggio Emilia,DIEF,Modena,Italy,41125"],"affiliations":[{"raw_affiliation_string":"University of Modena and Reggio Emilia,DIEF,Modena,Italy,41125","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002197998","display_name":"Raffaele De Rose","orcid":"https://orcid.org/0000-0003-1184-1721"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Raffaele De Rose","raw_affiliation_strings":["University of Calabria,DIMES,Rende,Italy,87036"],"affiliations":[{"raw_affiliation_string":"University of Calabria,DIMES,Rende,Italy,87036","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021479723","display_name":"Francesco Maria Puglisi","orcid":"https://orcid.org/0000-0001-6178-2614"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Maria Puglisi","raw_affiliation_strings":["University of Modena and Reggio Emilia,DIEF,Modena,Italy,41125"],"affiliations":[{"raw_affiliation_string":"University of Modena and Reggio Emilia,DIEF,Modena,Italy,41125","institution_ids":["https://openalex.org/I122346577"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5080752925"],"corresponding_institution_ids":["https://openalex.org/I122346577"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22475224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7840803265571594},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7042584419250488},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6858171224594116},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6785056591033936},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5955228805541992},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5447037220001221},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45001736283302307},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43541547656059265},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4180411100387573},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3871634304523468},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3842828571796417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27132466435432434},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1528894007205963},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09956187009811401},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07578432559967041}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7840803265571594},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7042584419250488},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6858171224594116},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6785056591033936},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5955228805541992},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5447037220001221},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45001736283302307},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43541547656059265},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4180411100387573},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3871634304523468},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3842828571796417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27132466435432434},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1528894007205963},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09956187009811401},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07578432559967041},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icicdt65192.2025.11078043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt65192.2025.11078043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unimore.it:11380/1385089","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1385089","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:zenodo.org:17462856","is_oa":true,"landing_page_url":"https://doi.org/10.1109/ICICDT65192.2025.11078043","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/other"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1385089","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1385089","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1984863066","https://openalex.org/W2134049162","https://openalex.org/W2525037638","https://openalex.org/W3016579596","https://openalex.org/W3042468132","https://openalex.org/W3164781058","https://openalex.org/W3206917377","https://openalex.org/W4297322426","https://openalex.org/W4389924258","https://openalex.org/W4401073478"],"related_works":["https://openalex.org/W2076211355","https://openalex.org/W2007070351","https://openalex.org/W2033811947","https://openalex.org/W2183989414","https://openalex.org/W1551399929","https://openalex.org/W2038212394","https://openalex.org/W2620406532","https://openalex.org/W2410132916","https://openalex.org/W2104937488","https://openalex.org/W2014287106"],"abstract_inverted_index":{"The":[0,93],"Smart":[1],"Material":[2],"Implication":[3],"Logic":[4],"(SIMPLY)":[5],"enables":[6],"the":[7,14,24,35,45,54,59,63,68,80,84,103],"computation":[8],"of":[9,37,62,83],"logic":[10],"operations":[11],"directly":[12],"within":[13,44],"memory":[15],"array,":[16],"leading":[17],"to":[18],"considerable":[19],"energy":[20],"efficiency":[21],"by":[22],"bypassing":[23],"von":[25],"Neumann":[26],"bottleneck.":[27],"Moreover,":[28],"it":[29],"has":[30],"been":[31],"already":[32],"proven":[33],"that":[34,96],"use":[36],"Resistive":[38],"Random":[39],"Access":[40],"Memory":[41],"(RRAM)":[42],"devices":[43],"SIMPLY":[46,56,123],"architecture":[47],"allows":[48],"multi-bit":[49,64],"operation.":[50],"Here":[51],"we":[52],"design":[53],"full":[55],"cell":[57],"for":[58,119],"reliable":[60],"execution":[61],"read":[65],"operation":[66],"(i.e.,":[67],"most":[69],"critical":[70],"one),":[71],"considering":[72],"both":[73],"RRAM":[74],"variability":[75],"and":[76,121],"process":[77,98],"variations":[78,99],"in":[79,87],"peripheral":[81],"circuitry":[82],"array":[85],"designed":[86],"a":[88],"130":[89],"nm":[90],"CMOS":[91,97],"technology.":[92],"results":[94],"demonstrate":[95],"significantly":[100],"impact":[101],"on":[102],"bit":[104],"error":[105],"rate":[106],"(BER).":[107],"Nevertheless,":[108],"with":[109],"appropriate":[110],"circuit":[111],"design,":[112],"<tex":[113],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[114],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\operatorname{BER}&lt;10^{-6}$</tex>":[115],"can":[116],"be":[117],"achieved":[118],"2-":[120],"3-bit":[122],"operations.":[124]},"counts_by_year":[],"updated_date":"2025-12-28T23:10:05.387466","created_date":"2025-10-10T00:00:00"}