{"id":"https://openalex.org/W2966926151","doi":"https://doi.org/10.1109/icicdt.2019.8790931","title":"Standard Cell Optimization for Ultra-Low-Voltage Digital Circuits","display_name":"Standard Cell Optimization for Ultra-Low-Voltage Digital Circuits","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2966926151","doi":"https://doi.org/10.1109/icicdt.2019.8790931","mag":"2966926151"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2019.8790931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2019.8790931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100436566","display_name":"Yuting Chen","orcid":"https://orcid.org/0000-0003-3852-8532"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuting Chen","raw_affiliation_strings":["VLSI Lab, School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Lab, School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042636120","display_name":"Hailong Jiao","orcid":"https://orcid.org/0000-0002-2815-6168"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong Jiao","raw_affiliation_strings":["VLSI Lab, School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Lab, School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7010171413421631},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6572853922843933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5953381657600403},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5771416425704956},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5717577338218689},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.5194998979568481},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5180383324623108},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4926171898841858},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46276751160621643},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.44017431139945984},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.43663516640663147},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.430203914642334},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.42487239837646484},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4199764132499695},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4127941131591797},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39353638887405396},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33324509859085083},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2274188995361328},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.20835348963737488}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7010171413421631},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6572853922843933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5953381657600403},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5771416425704956},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5717577338218689},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.5194998979568481},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5180383324623108},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4926171898841858},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46276751160621643},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.44017431139945984},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.43663516640663147},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.430203914642334},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.42487239837646484},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4199764132499695},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4127941131591797},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39353638887405396},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33324509859085083},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2274188995361328},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.20835348963737488},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2019.8790931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2019.8790931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1967171495","https://openalex.org/W2004113442","https://openalex.org/W2010635096","https://openalex.org/W2017216250","https://openalex.org/W2031474029","https://openalex.org/W2053774923","https://openalex.org/W2055787130","https://openalex.org/W2076654948","https://openalex.org/W2108519747","https://openalex.org/W2127681166","https://openalex.org/W4249018771","https://openalex.org/W6669880274"],"related_works":["https://openalex.org/W2585935494","https://openalex.org/W2915016853","https://openalex.org/W3115355038","https://openalex.org/W1564892798","https://openalex.org/W2538378877","https://openalex.org/W2524786631","https://openalex.org/W1600560344","https://openalex.org/W2136515270","https://openalex.org/W2479544731","https://openalex.org/W2155579514"],"abstract_inverted_index":{"Sub-/near-threshold":[0],"regions":[1,9],"have":[2],"been":[3],"demonstrated":[4],"to":[5,10,92,121],"be":[6],"attractive":[7],"operation":[8],"achieve":[11],"either":[12],"the":[13,18,56,65,77,94,100,103,108,123,132],"minimum":[14],"energy":[15,20],"consumption":[16,112],"or":[17],"optimal":[19],"efficiency":[21,98],"for":[22,34,41,55,116],"digital":[23,29],"integrated":[24],"circuits.":[25],"The":[26,62],"development":[27],"of":[28,47,58,64,99],"standard":[30,60,125],"cell":[31,126],"library":[32,127],"suitable":[33],"ultra-low":[35,69],"voltages":[36,70],"is":[37,80,90,129],"a":[38,135],"critical":[39],"enabler":[40],"sub-/near-threshold":[42],"region":[43],"operations.":[44],"A":[45],"variety":[46],"optimization":[48,84,105],"methods":[49],"are":[50,71,113],"proposed":[51,104],"in":[52,73,134],"this":[53,74],"paper":[54],"design":[57],"ultra-low-voltage":[59],"cells.":[61],"statistics":[63],"transistor":[66],"currents":[67],"at":[68],"explored":[72],"work,":[75],"while":[76],"technology":[78],"coherence":[79],"considered.":[81],"Transistor":[82],"size":[83],"as":[85,87,119],"well":[86],"body":[88],"biasing":[89],"employed":[91],"enhance":[93],"switching":[95],"and":[96,110],"area":[97],"transistors.":[101],"With":[102],"methods,":[106],"both":[107],"delay":[109],"power":[111],"reduced":[114],"significantly":[115],"test":[117],"circuits,":[118],"compared":[120],"using":[122],"traditional":[124],"that":[128],"provided":[130],"by":[131],"Foundry":[133],"65-nm":[136],"CMOS":[137],"technology.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}