{"id":"https://openalex.org/W2967091372","doi":"https://doi.org/10.1109/icicdt.2019.8790841","title":"Tile Buffer Design for Linear-U Data Layout in Embedded GPU","display_name":"Tile Buffer Design for Linear-U Data Layout in Embedded GPU","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2967091372","doi":"https://doi.org/10.1109/icicdt.2019.8790841","mag":"2967091372"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2019.8790841","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2019.8790841","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021036637","display_name":"Jiayun Li","orcid":"https://orcid.org/0000-0003-3957-3538"},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Li Jiayun","raw_affiliation_strings":["School of Electronic Engineering, Xi’an University of Posts and Telecommunications, Xi’an, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Engineering, Xi’an University of Posts and Telecommunications, Xi’an, China","institution_ids":["https://openalex.org/I4210136859"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101699055","display_name":"Huimin Du","orcid":"https://orcid.org/0000-0002-8570-049X"},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Du Huimin","raw_affiliation_strings":["School of Electronic Engineering, Xi’an University of Posts and Telecommunications, Xi’an, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Engineering, Xi’an University of Posts and Telecommunications, Xi’an, China","institution_ids":["https://openalex.org/I4210136859"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021036637"],"corresponding_institution_ids":["https://openalex.org/I4210136859"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09261675,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7154874801635742},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.6713988184928894},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.6154325604438782},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4914940595626831},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.4250660836696625},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3616478443145752},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.08221927285194397}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7154874801635742},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.6713988184928894},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.6154325604438782},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4914940595626831},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.4250660836696625},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3616478443145752},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.08221927285194397},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2019.8790841","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2019.8790841","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1655459528","https://openalex.org/W2513392679","https://openalex.org/W2520138243"],"related_works":["https://openalex.org/W2114959296","https://openalex.org/W38346124","https://openalex.org/W2502442966","https://openalex.org/W2138666621","https://openalex.org/W2383936314","https://openalex.org/W2777914781","https://openalex.org/W1992771654","https://openalex.org/W4246369972","https://openalex.org/W4244869112","https://openalex.org/W2405661381"],"abstract_inverted_index":{"Aiming":[0],"at":[1],"solving":[2],"the":[3,22,36,40,47,53,59,65,82,85,95,100,105,121,126,130,137,148,151,161],"problem":[4],"that":[5,113],"cache":[6,54,60,106,162],"frequent":[7],"conflict":[8,55],"misses":[9,56],"in":[10],"linear":[11,89,142],"layout":[12,68,90,124,128,143,153],"write":[13],"back":[14,45],"of":[15,84,118,150],"embedded":[16],"GPU":[17],"tile":[18,27,69,73,97,116,139],"buffer":[19,28,74,98],"caused":[20],"by":[21,133,157],"large":[23],"address":[24,37],"spans,":[25],"a":[26,71],"supporting":[29,75],"multi-level":[30,66,92,122,145],"U-layout":[31],"is":[32,43,50,78,155],"designd,":[33],"which":[34,80],"makes":[35],"continuous":[38],"when":[39,114],"pixel":[41],"data":[42],"written":[44],"where":[46],"image":[48],"resolution":[49],"square,":[51],"reduces":[52,99],"and":[57,91,125,144],"improves":[58,81],"hit":[61,107,131,163],"rate.":[62,108,164],"Based":[63],"on":[64],"U-shaped":[67,93,123,146],"buffer,":[70],"linear-U-shaped":[72,96,127,152],"rectangular":[76],"images":[77],"proposed,":[79],"practicability":[83],"design.":[86],"Compared":[87,141],"with":[88],"layout,":[94,147],"circuit":[101,154],"area":[102,149],"without":[103,159],"reducing":[104,160],"The":[109],"experimental":[110],"results":[111],"show":[112],"configuring":[115],"buffers":[117],"different":[119],"sizes,":[120],"increase":[129],"rate":[132],"6.3%-18.5%":[134],"compared":[135],"to":[136],"linear-layout":[138],"buffer.":[140],"reduced":[156],"15.3%":[158]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}