{"id":"https://openalex.org/W2810999708","doi":"https://doi.org/10.1109/icicdt.2018.8399776","title":"A review on opportunities brought by 3D-monolithic integration for CMOS device and digital circuit","display_name":"A review on opportunities brought by 3D-monolithic integration for CMOS device and digital circuit","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2810999708","doi":"https://doi.org/10.1109/icicdt.2018.8399776","mag":"2810999708"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2018.8399776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2018.8399776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"},"type":"review","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069215871","display_name":"F. Andrieu","orcid":"https://orcid.org/0000-0002-1951-1033"},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"F. Andrieu","raw_affiliation_strings":["CEA-LETI, GRENOBLE Cedex, FRANCE"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, GRENOBLE Cedex, FRANCE","institution_ids":["https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045610872","display_name":"P. Batude","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Batude","raw_affiliation_strings":["CEA-LETI, GRENOBLE Cedex, FRANCE"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, GRENOBLE Cedex, FRANCE","institution_ids":["https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085640684","display_name":"Laurent Brunet","orcid":"https://orcid.org/0009-0005-5148-9541"},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Brunet","raw_affiliation_strings":["CEA-LETI, GRENOBLE Cedex, FRANCE"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, GRENOBLE Cedex, FRANCE","institution_ids":["https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112344520","display_name":"C. Fenouillet-B\u00e9ranger","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. Fenouillet-Beranger","raw_affiliation_strings":["CEA-LETI, GRENOBLE Cedex, FRANCE"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, GRENOBLE Cedex, FRANCE","institution_ids":["https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108690258","display_name":"Didier Lattard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Lattard","raw_affiliation_strings":["CEA-LETI, GRENOBLE Cedex, FRANCE"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, GRENOBLE Cedex, FRANCE","institution_ids":["https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037060249","display_name":"S\u00e9bastien Thuries","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Thuries","raw_affiliation_strings":["CEA-LETI, GRENOBLE Cedex, FRANCE"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, GRENOBLE Cedex, FRANCE","institution_ids":["https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073233302","display_name":"Olivier Billoint","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Billoint","raw_affiliation_strings":["CEA-LETI, GRENOBLE Cedex, FRANCE"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, GRENOBLE Cedex, FRANCE","institution_ids":["https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040638188","display_name":"R. Fournel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"R. Fournel","raw_affiliation_strings":["CEA-LETI, GRENOBLE Cedex, FRANCE"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, GRENOBLE Cedex, FRANCE","institution_ids":["https://openalex.org/I4210150049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019983362","display_name":"M. Vinet","orcid":"https://orcid.org/0000-0001-6757-295X"},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Vinet","raw_affiliation_strings":["CEA-LETI, GRENOBLE Cedex, FRANCE"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, GRENOBLE Cedex, FRANCE","institution_ids":["https://openalex.org/I4210150049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5069215871"],"corresponding_institution_ids":["https://openalex.org/I4210150049"],"apc_list":null,"apc_paid":null,"fwci":1.4334,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.82847037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"144"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.6311448216438293},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5832513570785522},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5631768703460693},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5324467420578003},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5057547092437744},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.49432873725891113},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.467540442943573},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4615059196949005},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.44844964146614075},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.4300358295440674},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4286061227321625},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.42368364334106445},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.416321724653244},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4101046025753021},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36883074045181274},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33295291662216187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30543872714042664},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27002114057540894},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20522356033325195}],"concepts":[{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.6311448216438293},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5832513570785522},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5631768703460693},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5324467420578003},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5057547092437744},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.49432873725891113},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.467540442943573},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4615059196949005},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.44844964146614075},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.4300358295440674},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4286061227321625},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.42368364334106445},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.416321724653244},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4101046025753021},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36883074045181274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33295291662216187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30543872714042664},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27002114057540894},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20522356033325195},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2018.8399776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2018.8399776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1595804206","https://openalex.org/W1751600266","https://openalex.org/W1967540748","https://openalex.org/W1997007928","https://openalex.org/W2015183175","https://openalex.org/W2015907089","https://openalex.org/W2023668401","https://openalex.org/W2079693449","https://openalex.org/W2111066189","https://openalex.org/W2149373426","https://openalex.org/W2289553614","https://openalex.org/W2538167498","https://openalex.org/W2574398399","https://openalex.org/W2578406675","https://openalex.org/W2585097298","https://openalex.org/W2743681819","https://openalex.org/W2745308777","https://openalex.org/W2763942455","https://openalex.org/W2785411521","https://openalex.org/W2785411896","https://openalex.org/W2787438330","https://openalex.org/W6696544810","https://openalex.org/W6747909744","https://openalex.org/W6747912950","https://openalex.org/W6748124179"],"related_works":["https://openalex.org/W3047088815","https://openalex.org/W1965232212","https://openalex.org/W2151657833","https://openalex.org/W2070693700","https://openalex.org/W4312327624","https://openalex.org/W4244696039","https://openalex.org/W3172718840","https://openalex.org/W2156138647","https://openalex.org/W1617216077","https://openalex.org/W1987597317"],"abstract_inverted_index":{"In":[0],"this":[1,133],"paper,":[2],"we":[3],"review":[4],"the":[5,52,58,65,76,102,109,112,124,136,141,146,152,156],"main":[6,128],"opportunities":[7,164],"brought":[8],"by":[9],"3D-monolithic":[10,62,161],"integration":[11,24,134,144],"for":[12,39,170],"CMOS":[13],"device":[14],"and":[15,34,60,93,120,145,165],"digital":[16,40],"circuit.":[17],"Simulation":[18],"results":[19],"show":[20],"that":[21],"3D":[22],"monolithic":[23],"can":[25,81],"provide":[26],"up":[27],"to":[28,43,51,132],"30%":[29,35],"power":[30],"reduction":[31,119],"at":[32,101],"iso-performance":[33],"manufacturing":[36],"cost":[37],"saving":[38],"circuits,":[41],"compared":[42],"planar":[44],"technology,":[45],"making":[46],"it":[47],"an":[48,172],"attractive":[49],"alternative":[50],"straightforward":[53],"technology":[54,92,129],"scaling.":[55],"We":[56],"benchmark":[57],"transistor-level":[59,79],"cell-level":[61,113],"integrations,":[63],"where":[64],"inter-tier":[66],"vias":[67],"(3D-contacts)":[68],"are":[69],"used":[70],"intra-cell":[71],"or":[72],"inter-cell,":[73],"respectively.":[74],"On":[75,108],"one":[77],"hand,":[78,111],"3D-integration":[80,114],"be":[82],"seen":[83],"as":[84],"a":[85,116,121],"full-custom":[86],"approach,":[87],"both":[88],"in":[89,160],"terms":[90],"of":[91,104,123,140,155],"circuit":[94],"design.":[95],"It":[96],"promises":[97],"more":[98],"performance":[99],"but":[100],"expense":[103],"strong":[105],"Design/Technology":[106],"Co-Optimizations.":[107],"other":[110],"ensures":[115],"50%":[117],"area":[118],"re-use":[122],"technology/design":[125],"platform.":[126],"The":[127],"challenge":[130],"relative":[131],"is":[135],"thermal":[137],"budget":[138],"constraint":[139],"top-level":[142,157],"process":[143],"intermediate":[147],"Back-End-Of-Line":[148],"(iBEOL)":[149],"stability.":[150],"Finally,":[151],"total":[153],"isolation":[154],"transistors":[158],"integrated":[159],"raises":[162],"new":[163,167],"offers":[166],"functionalities":[168],"like":[169],"example":[171],"efficient":[173],"dynamic":[174],"back-biasing":[175],"capability.":[176]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}