{"id":"https://openalex.org/W2810783066","doi":"https://doi.org/10.1109/icicdt.2018.8399748","title":"Delay estimation, chip-power analyses and comparison of single-level and multi-level recursive vedic algorithm with conventional algorithms for digital multiplier","display_name":"Delay estimation, chip-power analyses and comparison of single-level and multi-level recursive vedic algorithm with conventional algorithms for digital multiplier","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2810783066","doi":"https://doi.org/10.1109/icicdt.2018.8399748","mag":"2810783066"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2018.8399748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2018.8399748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101520559","display_name":"Dipankar Pal","orcid":"https://orcid.org/0000-0001-8514-0077"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Dipankar Pal","raw_affiliation_strings":["Dept. of EEE, BITS Pilani"],"affiliations":[{"raw_affiliation_string":"Dept. of EEE, BITS Pilani","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046760531","display_name":"Akhilesh G. Naik","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Akhilesh G. Naik","raw_affiliation_strings":["Dept. of EEE, BITS Pilani"],"affiliations":[{"raw_affiliation_string":"Dept. of EEE, BITS Pilani","institution_ids":["https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101520559"],"corresponding_institution_ids":["https://openalex.org/I74796645"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56214634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6686267256736755},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6679967641830444},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6471343040466309},{"id":"https://openalex.org/keywords/multiplication-algorithm","display_name":"Multiplication algorithm","score":0.4521210789680481},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.44564568996429443},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4288249909877777},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.41421768069267273},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4122540056705475},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.33593398332595825},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.28962767124176025},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22747474908828735},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20321062207221985},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11661112308502197}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6686267256736755},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6679967641830444},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6471343040466309},{"id":"https://openalex.org/C201290732","wikidata":"https://www.wikidata.org/wiki/Q130762","display_name":"Multiplication algorithm","level":3,"score":0.4521210789680481},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.44564568996429443},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4288249909877777},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.41421768069267273},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4122540056705475},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.33593398332595825},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.28962767124176025},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22747474908828735},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20321062207221985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11661112308502197},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2018.8399748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2018.8399748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1540658227","https://openalex.org/W1585342673","https://openalex.org/W1974390561","https://openalex.org/W2008634303","https://openalex.org/W2134917725","https://openalex.org/W2207206580","https://openalex.org/W2344022648","https://openalex.org/W2461274627","https://openalex.org/W2543648414","https://openalex.org/W2559293488","https://openalex.org/W2589986623","https://openalex.org/W3145128584","https://openalex.org/W4372046852","https://openalex.org/W6634875664","https://openalex.org/W6688042454"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2015155483","https://openalex.org/W4236317272","https://openalex.org/W4252515496","https://openalex.org/W2121535159","https://openalex.org/W2101467546","https://openalex.org/W1244681323","https://openalex.org/W2117944786"],"abstract_inverted_index":{"With":[0],"advent":[1],"of":[2,144],"digital":[3,14,54],"circuits":[4],"and":[5,15,21,74,86,119,151,159],"systems,":[6],"multipliers":[7],"have":[8,38],"become":[9],"important":[10],"functional":[11],"blocks":[12,58],"in":[13,18,26,46,90,138,176],"mixed-mode":[16],"operations,":[17],"fast":[19,83],"processors":[20,51],"micro-controllers":[22],"design":[23],"for":[24,43,117],"applications":[25],"signal":[27],"processing,":[28],"data":[29],"converters":[30],"etc.":[31],"Unfortunately":[32],"however,":[33],"very":[34],"few":[35],"original":[36],"algorithms":[37,85,147],"been":[39],"reported":[40],"till":[41],"date":[42],"speed-power":[44],"optimization":[45],"multiplier":[47,57,84],"design.":[48],"As":[49],"such":[50],"and/":[52],"or":[53],"systems":[55],"having":[56],"continue":[59],"to":[60,80,92,100,125,132],"use":[61],"the":[62,109,135,155,169],"age-old":[63],"time-tested":[64],"Booth":[65,149],"algorithm":[66,111,131,174],"combined":[67],"with":[68,154],"its":[69,160],"modifications":[70],"proposed":[71,156,163,170],"by":[72,96,164],"Wallace":[73,152],"Dadda.":[75],"Hence":[76],"it":[77,127],"became":[78],"imperative":[79],"explore":[81],"new":[82],"optimize":[87],"their":[88],"architectures":[89],"order":[91],"minimize":[93],"area,":[94],"complexity":[95],"reducing":[97],"multiplication":[98],"steps,":[99],"maximize":[101,134],"speed,":[102],"yet":[103],"limiting":[104],"power-dissipation.":[105],"This":[106],"paper":[107],"re-introduces":[108],"Vedic":[110],"named":[112],"Karatsuba-algorithm":[113],"that":[114,168],"was":[115],"invented":[116],"decimal-multiplication":[118],"then":[120],"proposes":[121],"a":[122,128],"novel":[123],"technique":[124,158],"make":[126],"multi-level,":[129],"recursive":[130,161],"further":[133],"speed":[136],"advantage":[137],"binary":[139],"multiplication.":[140],"A":[141],"performance":[142,179],"comparison":[143],"existing":[145],"array":[146],"like":[148],"Structure":[150],"Tree":[153],"Karatsuba":[157,173],"multi-tiring":[162],"these":[165],"authors,":[166],"reveal":[167],"modification":[171],"on":[172,180],"results":[175],"most":[177],"optimized":[178],"speed-power.":[181]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}