{"id":"https://openalex.org/W2810045606","doi":"https://doi.org/10.1109/icicdt.2018.8399743","title":"Low power GDI ALU design with mixed logic adder functionality","display_name":"Low power GDI ALU design with mixed logic adder functionality","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2810045606","doi":"https://doi.org/10.1109/icicdt.2018.8399743","mag":"2810045606"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2018.8399743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2018.8399743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048115387","display_name":"Jean Abou Rahal","orcid":"https://orcid.org/0000-0002-1776-7633"},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Jean Abou Rahal","raw_affiliation_strings":["American University of Beirut, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088106700","display_name":"Bassel Maamari","orcid":null},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Bassel Maamari","raw_affiliation_strings":["American University of Beirut, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006289520","display_name":"Basma Hajri","orcid":"https://orcid.org/0000-0002-7989-1365"},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Basma Hajri","raw_affiliation_strings":["American University of Beirut, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071376756","display_name":"Rouwaida Kanj","orcid":"https://orcid.org/0000-0002-3519-2917"},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Rouwaida Kanj","raw_affiliation_strings":["American University of Beirut, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038988201","display_name":"Mohammad M. Mansour","orcid":"https://orcid.org/0000-0002-8316-1330"},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Mohammad M. Mansour","raw_affiliation_strings":["American University of Beirut, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060737319","display_name":"Ali Chehab","orcid":"https://orcid.org/0000-0002-1939-2740"},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Ali Chehab","raw_affiliation_strings":["American University of Beirut, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98635879"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8896925449371338},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.7201347947120667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6349114179611206},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6328268051147461},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.48768627643585205},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.48486050963401794},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44522637128829956},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.44052544236183167},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.43662720918655396},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.43606215715408325},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4236072897911072},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.4141542613506317},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3621988892555237},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34961646795272827},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25115466117858887},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.21065610647201538},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2064250111579895},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15949168801307678},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13486623764038086}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8896925449371338},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.7201347947120667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6349114179611206},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6328268051147461},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.48768627643585205},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.48486050963401794},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44522637128829956},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.44052544236183167},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.43662720918655396},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.43606215715408325},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4236072897911072},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4141542613506317},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3621988892555237},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34961646795272827},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25115466117858887},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.21065610647201538},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2064250111579895},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15949168801307678},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13486623764038086},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2018.8399743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2018.8399743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1715248483","https://openalex.org/W1922693460","https://openalex.org/W1993091105","https://openalex.org/W2136157389","https://openalex.org/W2138968074","https://openalex.org/W2551325432"],"related_works":["https://openalex.org/W2595074880","https://openalex.org/W3166220017","https://openalex.org/W2997259386","https://openalex.org/W2997250644","https://openalex.org/W2394021504","https://openalex.org/W1829904829","https://openalex.org/W2102009882","https://openalex.org/W2576326904","https://openalex.org/W2078794539","https://openalex.org/W2023849526"],"abstract_inverted_index":{"In":[0],"this":[1,112],"paper,":[2],"we":[3,32,64],"present":[4],"a":[5,47,66,138,159],"low":[6,61],"power":[7,62,86,104],"Arithmetic":[8],"Logic":[9],"Unit":[10],"(ALU)":[11],"in":[12,46,119,132],"90nm":[13,160],"technology":[14],"using":[15,158],"optimized":[16],"Gate":[17],"Diffusion":[18],"Input":[19],"(GDI)":[20],"design":[21,53,153,162],"style.":[22],"Inspired":[23],"by":[24,39],"the":[25,34,37,41,71,76,81,90,94,133],"basic":[26],"ten":[27,49],"transistor":[28,50,134],"adder":[29,42,78],"cell":[30],"compactness,":[31],"redesign":[33],"architecture":[35],"of":[36,80],"ALU,":[38],"combining":[40],"and":[43,128,146,149,156],"logic":[44,73,91,97,145],"functionality":[45,148],"modified":[48],"cell.":[51,83],"The":[52,152],"is":[54,154],"compact":[55],"compared":[56,106,136],"to":[57,69,89,100,107,137],"other":[58],"designs.":[59],"For":[60],"applications,":[63],"add":[65],"transmission":[67],"gate":[68,109],"isolate":[70],"front-end":[72],"section":[74,79,92],"from":[75],"backend":[77],"same":[82],"This":[84],"restricts":[85],"activity":[87],"only":[88],"when":[93],"ALU":[95,126,141],"performs":[96],"operations,":[98],"leading":[99],"more":[101],"than":[102,116],"2X":[103],"savings":[105],"no-transmission":[108],"implementation.":[110],"All":[111],"comes":[113],"with":[114,143],"less":[115],"9%":[117],"increase":[118],"delay":[120],"at":[121],"1.5V":[122],"for":[123],"an":[124],"8-bit":[125],"implementation,":[127],"around":[129],"50%":[130],"reduction":[131],"count":[135],"traditional":[139],"GDI":[140],"implementation":[142],"separate":[144],"arithmetic":[147],"enable":[150],"signals.":[151],"simulated":[155],"verified":[157],"TSMC":[161],"kit.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}