{"id":"https://openalex.org/W2743822249","doi":"https://doi.org/10.1109/icicdt.2017.7993521","title":"Dadda Multiplier designs using memristors","display_name":"Dadda Multiplier designs using memristors","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2743822249","doi":"https://doi.org/10.1109/icicdt.2017.7993521","mag":"2743822249"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2017.7993521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2017.7993521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063845888","display_name":"Lauren Guckert","orcid":"https://orcid.org/0000-0002-0720-5661"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lauren Guckert","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Texas, Austin, Texas"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Texas, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028439610","display_name":"Earl E. Swartzlander","orcid":"https://orcid.org/0000-0002-8699-5277"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Earl E. Swartzlander","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Texas, Austin, Texas"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Texas, Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063845888"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.50443416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8660184741020203},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7652161121368408},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6580377817153931},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5829620361328125},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5705070495605469},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5411322712898254},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4850861132144928},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4775039553642273},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4346993863582611},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4072604179382324},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25790560245513916},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19127824902534485},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0992802083492279},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06925266981124878}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8660184741020203},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7652161121368408},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6580377817153931},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5829620361328125},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5705070495605469},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5411322712898254},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4850861132144928},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4775039553642273},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4346993863582611},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4072604179382324},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25790560245513916},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19127824902534485},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0992802083492279},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06925266981124878},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2017.7993521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2017.7993521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310620","display_name":"University of Texas at Austin","ror":"https://ror.org/00hj54h04"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1493445957","https://openalex.org/W1953553490","https://openalex.org/W1986623396","https://openalex.org/W2025674646","https://openalex.org/W2052293768","https://openalex.org/W2056229294","https://openalex.org/W2066280488","https://openalex.org/W2069418413","https://openalex.org/W2075056947","https://openalex.org/W2075496750","https://openalex.org/W2081729575","https://openalex.org/W2162651880","https://openalex.org/W2248506981","https://openalex.org/W2542473330","https://openalex.org/W2594474754"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2041787842"],"abstract_inverted_index":{"Memristors":[0],"have":[1],"recently":[2],"become":[3],"a":[4],"leader":[5],"in":[6],"future":[7],"system":[8],"design":[9,32,55],"due":[10],"to":[11,59],"their":[12],"unique":[13],"storage":[14],"abilities":[15],"and":[16,28,39,43],"high":[17],"density.":[18],"This":[19],"work":[20],"presents":[21],"an":[22],"optimized":[23],"Dadda":[24],"Multiplier":[25],"using":[26],"memristors":[27],"IMPLY":[29],"logic.":[30],"The":[31,54],"reduces":[33],"the":[34,48,51,62],"baseline":[35],"delay":[36],"by":[37,41],"30%":[38],"complexity":[40],"50%":[42],"has":[44],"fewer":[45],"than":[46],"60%":[47],"components":[49],"of":[50,64],"CMOS":[52],"design.":[53],"is":[56],"also":[57],"pipelined":[58],"achieve":[60],"3\u00d7":[61],"throughput":[63],"CMOS.":[65]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}