{"id":"https://openalex.org/W2507678644","doi":"https://doi.org/10.1109/icicdt.2016.7542070","title":"Register grouping for synthesis of clock gating logic","display_name":"Register grouping for synthesis of clock gating logic","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2507678644","doi":"https://doi.org/10.1109/icicdt.2016.7542070","mag":"2507678644"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2016.7542070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2016.7542070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031562748","display_name":"Inhak Han","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Inhak Han","raw_affiliation_strings":["KAIST, School of Electrical Engineering, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, School of Electrical Engineering, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044130652","display_name":"Jonggyu Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jonggyu Kim","raw_affiliation_strings":["Department of Computer Engineering, University of Kwangwoon, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Kwangwoon, Seoul, Korea","institution_ids":["https://openalex.org/I161024014"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086544818","display_name":"Joonhwan Yi","orcid":"https://orcid.org/0000-0003-0885-5233"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joonhwan Yi","raw_affiliation_strings":["Department of Computer Engineering, University of Kwangwoon, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Kwangwoon, Seoul, Korea","institution_ids":["https://openalex.org/I161024014"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["KAIST, School of Electrical Engineering, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, School of Electrical Engineering, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6723,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61118744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8910688161849976},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.749406099319458},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7057604789733887},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5237284302711487},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5209656953811646},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.47084590792655945},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4478755593299866},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43909355998039246},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.42924946546554565},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33591610193252563},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3244868516921997},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3089677095413208},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.22383534908294678},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.1808580756187439},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15061470866203308},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06491610407829285}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8910688161849976},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.749406099319458},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7057604789733887},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5237284302711487},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5209656953811646},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.47084590792655945},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4478755593299866},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43909355998039246},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.42924946546554565},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33591610193252563},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3244868516921997},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3089677095413208},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.22383534908294678},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1808580756187439},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15061470866203308},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06491610407829285},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2016.7542070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2016.7542070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1969440359","https://openalex.org/W1982784844","https://openalex.org/W1996445094","https://openalex.org/W2098560306","https://openalex.org/W2112476556","https://openalex.org/W2148565312","https://openalex.org/W2327315803","https://openalex.org/W3152276953","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W4247180033","https://openalex.org/W4249038728","https://openalex.org/W1999924508","https://openalex.org/W3006003651","https://openalex.org/W2117814846","https://openalex.org/W2136047350","https://openalex.org/W1571059036"],"abstract_inverted_index":{"Clock":[0,62],"gating":[1,25,29,38,48,63],"logic":[2,39],"is":[3,16,40,60],"typically":[4],"specified":[5],"by":[6,26,72],"designers":[7],"in":[8,33],"register":[9],"transfer":[10],"level":[11],"(RTL).":[12],"Its":[13],"automatic":[14,34],"synthesis":[15,35],"not":[17],"only":[18],"convenient":[19],"but":[20],"also":[21],"complements":[22],"RTL":[23],"clock":[24,37],"extracting":[27],"additional":[28],"conditions.":[30],"A":[31,50],"key":[32],"of":[36],"grouping":[41,52],"registers":[42],"that":[43],"will":[44],"share":[45],"the":[46,66],"same":[47],"logic.":[49],"new":[51],"method":[53,68],"based":[54],"on":[55,74],"iterative":[56],"maximum":[57],"weight":[58],"matching":[59],"proposed.":[61],"implementation":[64],"with":[65,76],"proposed":[67],"reduces":[69],"power":[70],"consumption":[71],"40%":[73],"average":[75],"our":[77],"test":[78],"circuits.":[79]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}