{"id":"https://openalex.org/W2513089077","doi":"https://doi.org/10.1109/icicdt.2016.7542066","title":"Packaging in minimal fab: An integrated semiconductor line from wafer process to packaging process","display_name":"Packaging in minimal fab: An integrated semiconductor line from wafer process to packaging process","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2513089077","doi":"https://doi.org/10.1109/icicdt.2016.7542066","mag":"2513089077"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2016.7542066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2016.7542066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112418161","display_name":"Michihiro Inoue","orcid":null},"institutions":[{"id":"https://openalex.org/I73613424","display_name":"National Institute of Advanced Industrial Science and Technology","ror":"https://ror.org/01703db54","country_code":"JP","type":"government","lineage":["https://openalex.org/I73613424"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Michihiro Inoue","raw_affiliation_strings":["National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan"],"affiliations":[{"raw_affiliation_string":"National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan","institution_ids":["https://openalex.org/I73613424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071699223","display_name":"Fumito Imura","orcid":"https://orcid.org/0000-0001-7565-260X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fumito Imura","raw_affiliation_strings":["Minimal Fab Development Association, Tsukuba, Japan"],"affiliations":[{"raw_affiliation_string":"Minimal Fab Development Association, Tsukuba, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049803068","display_name":"Arami Saruwatari","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arami Saruwatari","raw_affiliation_strings":["Minimal Fab Development Association, Tsukuba, Japan"],"affiliations":[{"raw_affiliation_string":"Minimal Fab Development Association, Tsukuba, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073796613","display_name":"Shiro Hara","orcid":"https://orcid.org/0000-0002-1136-1624"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shiro Hara","raw_affiliation_strings":["Minimal Fab Development Association, Tsukuba, Japan"],"affiliations":[{"raw_affiliation_string":"Minimal Fab Development Association, Tsukuba, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112418161"],"corresponding_institution_ids":["https://openalex.org/I73613424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07549208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"133","issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.98089998960495,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9199000000953674,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.8364027142524719},{"id":"https://openalex.org/keywords/wafer-level-packaging","display_name":"Wafer-level packaging","score":0.608696699142456},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.5882648825645447},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5452178716659546},{"id":"https://openalex.org/keywords/electronic-packaging","display_name":"Electronic packaging","score":0.5335249304771423},{"id":"https://openalex.org/keywords/wafer-fabrication","display_name":"Wafer fabrication","score":0.52470862865448},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4976694881916046},{"id":"https://openalex.org/keywords/integrated-circuit-packaging","display_name":"Integrated circuit packaging","score":0.49408629536628723},{"id":"https://openalex.org/keywords/wafer-scale-integration","display_name":"Wafer-scale integration","score":0.437965989112854},{"id":"https://openalex.org/keywords/wafer-testing","display_name":"Wafer testing","score":0.4320659637451172},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3703543543815613},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3635028004646301},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.3593288064002991},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2975618541240692},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2521570026874542},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.18606895208358765},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.18108496069908142},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06260055303573608},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.059054434299468994}],"concepts":[{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.8364027142524719},{"id":"https://openalex.org/C2780288131","wikidata":"https://www.wikidata.org/wiki/Q4017648","display_name":"Wafer-level packaging","level":3,"score":0.608696699142456},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.5882648825645447},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5452178716659546},{"id":"https://openalex.org/C69567186","wikidata":"https://www.wikidata.org/wiki/Q5358403","display_name":"Electronic packaging","level":2,"score":0.5335249304771423},{"id":"https://openalex.org/C35750839","wikidata":"https://www.wikidata.org/wiki/Q7959421","display_name":"Wafer fabrication","level":3,"score":0.52470862865448},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4976694881916046},{"id":"https://openalex.org/C186260285","wikidata":"https://www.wikidata.org/wiki/Q759494","display_name":"Integrated circuit packaging","level":3,"score":0.49408629536628723},{"id":"https://openalex.org/C2778638305","wikidata":"https://www.wikidata.org/wiki/Q7406100","display_name":"Wafer-scale integration","level":3,"score":0.437965989112854},{"id":"https://openalex.org/C44445679","wikidata":"https://www.wikidata.org/wiki/Q2538844","display_name":"Wafer testing","level":3,"score":0.4320659637451172},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3703543543815613},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3635028004646301},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.3593288064002991},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2975618541240692},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2521570026874542},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.18606895208358765},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.18108496069908142},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06260055303573608},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.059054434299468994},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2016.7542066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2016.7542066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on IC Design and Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2575747589","https://openalex.org/W2789273505","https://openalex.org/W2789428454","https://openalex.org/W2792739380"],"related_works":["https://openalex.org/W3214011388","https://openalex.org/W2011986249","https://openalex.org/W2096487736","https://openalex.org/W2138063101","https://openalex.org/W1969921064","https://openalex.org/W4231607772","https://openalex.org/W2807707181","https://openalex.org/W4394712884","https://openalex.org/W1512136356","https://openalex.org/W2130236538"],"abstract_inverted_index":{"The":[0,57],"minimal":[1,36,58,79,106],"fab":[2,80],"concept":[3],"using":[4],"a":[5,15,32,41,46,51,55,91],"half":[6,92],"inch":[7,93],"wafer":[8,52,72],"was":[9],"proposed":[10],"in":[11,104],"order":[12],"to":[13,28],"achieve":[14],"small":[16],"semiconductor":[17],"factory":[18],"which":[19,44],"is":[20,26,81],"free":[21],"from":[22],"huge":[23],"investment":[24],"and":[25,66,85,102],"suitable":[27],"low-volume":[29],"production.":[30],"As":[31],"part":[33],"of":[34,77],"the":[35,61,71,78,99,105],"fab,":[37],"we":[38],"have":[39],"developed":[40],"novel":[42],"packaging-line":[43,59],"realizes":[45],"manufacturing":[47],"system":[48,69],"seamlessly":[49],"integrating":[50],"process-line":[53],"with":[54],"packaging-line.":[56],"employs":[60],"same":[62],"local":[63],"clean":[64],"technology":[65],"device":[67],"transport":[68],"as":[70],"process-line.":[73],"Wafer":[74],"level":[75],"packaging":[76,100],"designed":[82],"for":[83],"enveloping":[84],"protecting":[86],"electronic":[87],"devices":[88],"fabricated":[89],"on":[90],"(\u03c612.5mm)":[94],"wafer.":[95],"This":[96],"paper":[97],"describes":[98],"technologies":[101],"equipment":[103],"fab.":[107]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}