{"id":"https://openalex.org/W2041277270","doi":"https://doi.org/10.1109/icicdt.2014.6838609","title":"Modeling SRAM dynamic V&lt;inf&gt;MIN&lt;/inf&gt;","display_name":"Modeling SRAM dynamic V&lt;inf&gt;MIN&lt;/inf&gt;","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2041277270","doi":"https://doi.org/10.1109/icicdt.2014.6838609","mag":"2041277270"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2014.6838609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2014.6838609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on IC Design &amp; Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066999369","display_name":"James Boley","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"James Boley","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA , USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA , USA#TAB#","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080557997","display_name":"Benton H. Calhoun","orcid":"https://orcid.org/0000-0002-3770-5050"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benton Calhoun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA , USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA , USA#TAB#","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016704219","display_name":"Vikas Chandra","orcid":"https://orcid.org/0009-0005-4996-8455"},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikas Chandra","raw_affiliation_strings":["ARM R&D, San Jose, CA, USA","ARM R&D San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"ARM R&D, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210156213"]},{"raw_affiliation_string":"ARM R&D San Jose, CA, USA","institution_ids":["https://openalex.org/I4210156213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110751786","display_name":"Robert Aitken","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Aitken","raw_affiliation_strings":["ARM R&D, San Jose, CA, USA","ARM R&D San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"ARM R&D, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210156213"]},{"raw_affiliation_string":"ARM R&D San Jose, CA, USA","institution_ids":["https://openalex.org/I4210156213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066999369"],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09315087,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6167735457420349},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5390206575393677},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5343723893165588},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.515696108341217},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5120819211006165},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5007286071777344},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.44561293721199036},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.42697036266326904},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.424257755279541},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3601490259170532},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3043498992919922},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22860270738601685},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20847809314727783},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19519764184951782},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1758997142314911},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16254031658172607},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11869660019874573},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10425370931625366}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6167735457420349},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5390206575393677},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5343723893165588},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.515696108341217},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5120819211006165},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5007286071777344},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.44561293721199036},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.42697036266326904},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.424257755279541},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3601490259170532},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3043498992919922},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22860270738601685},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20847809314727783},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19519764184951782},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1758997142314911},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16254031658172607},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11869660019874573},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10425370931625366},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2014.6838609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2014.6838609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on IC Design &amp; Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2049520384","https://openalex.org/W2085486671","https://openalex.org/W2098320407","https://openalex.org/W2109579847","https://openalex.org/W2114330343","https://openalex.org/W2123278390","https://openalex.org/W2126918373","https://openalex.org/W2158683023","https://openalex.org/W2161934647","https://openalex.org/W2163676880","https://openalex.org/W3147064120","https://openalex.org/W3151909510","https://openalex.org/W4231296481","https://openalex.org/W4252004518"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W4398784231","https://openalex.org/W4388836178","https://openalex.org/W2031972468","https://openalex.org/W1510452813"],"abstract_inverted_index":{"Designing":[0],"and":[1,18],"margining":[2],"SRAMs":[3],"in":[4,16,45,53,97,139],"new":[5],"emerging":[6],"technologies":[7,47],"has":[8,49],"become":[9],"increasingly":[10],"difficult":[11],"due":[12,39,62],"to":[13,40,63,116],"an":[14],"increase":[15],"variation":[17],"cache":[19],"size.":[20],"In":[21,101,125],"the":[22,24,27,36,56,64,68,74,85,131,162],"past,":[23],"length":[25],"of":[26,67,84],"wordline":[28],"(WL)":[29],"pulse":[30,77,133],"width":[31,78,134],"was":[32],"typically":[33],"set":[34],"by":[35],"read":[37],"operation,":[38],"its":[41],"longer":[42],"delay.":[43],"However,":[44],"newer":[46],"it":[48],"been":[50],"shown":[51],"that":[52,129,148],"many":[54],"cases":[55],"write":[57,86,110],"operation":[58,87],"is":[59,92,152,165],"more":[60,93,153],"limiting":[61],"high":[65],"variability":[66],"minimum":[69],"sized":[70],"PMOS":[71],"device.":[72],"Measuring":[73],"critical":[75],"WL":[76,132,159],"(T":[79],"<sub":[80],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[81],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">CRIT</sub>":[82],")":[83],"requires":[88],"transient":[89],"simulation":[90,99],"which":[91,112],"computation":[94],"intensive,":[95],"resulting":[96],"higher":[98],"times.":[100],"this":[102,144],"paper":[103],"we":[104,127,146],"present":[105],"a":[106,118,137],"method":[107],"for":[108,136],"measuring":[109],"TCRIT":[111,157],"uses":[113],"sensitivity":[114],"analysis":[115],"provide":[117],"~112X":[119],"speedup":[120],"over":[121],"recursive":[122],"statistical":[123],"blockade.":[124],"addition,":[126],"observe":[128],"increasing":[130],"allows":[135],"reduction":[138,151],"total":[140],"cycle":[141,163],"time.":[142],"Using":[143],"information,":[145],"show":[147],"negative":[149],"BL":[150],"effective":[154],"at":[155],"reducing":[156],"compared":[158],"boosting":[160],"as":[161],"time":[164],"reduced.":[166]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}