{"id":"https://openalex.org/W2126420211","doi":"https://doi.org/10.1109/icicdt.2014.6838602","title":"Cross logic: A new approach for defect-tolerant circuits","display_name":"Cross logic: A new approach for defect-tolerant circuits","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2126420211","doi":"https://doi.org/10.1109/icicdt.2014.6838602","mag":"2126420211"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2014.6838602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2014.6838602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075679572","display_name":"Mariem Slimani","orcid":"https://orcid.org/0000-0003-0997-2394"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mariem Slimani","raw_affiliation_strings":["Institut TELECOM TELECOM-ParisTech, France","Institut TELECOM, TELECOM ParisTech, LTCI CNRS, 46 rue Barrault, 75634 Paris CEDEX 13, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut TELECOM TELECOM-ParisTech, France","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"Institut TELECOM, TELECOM ParisTech, LTCI CNRS, 46 rue Barrault, 75634 Paris CEDEX 13, France","institution_ids":["https://openalex.org/I12356871","https://openalex.org/I1294671590","https://openalex.org/I4210165912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035916982","display_name":"Arwa Ben Dhia","orcid":null},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Arwa Ben Dhia","raw_affiliation_strings":["Institut TELECOM TELECOM-ParisTech, France","Institut TELECOM, TELECOM-ParisTech, LTCI-CNRS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut TELECOM TELECOM-ParisTech, France","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"Institut TELECOM, TELECOM-ParisTech, LTCI-CNRS","institution_ids":["https://openalex.org/I12356871","https://openalex.org/I1294671590","https://openalex.org/I4210165912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018022196","display_name":"L\u00edrida Naviner","orcid":"https://orcid.org/0000-0002-6320-4153"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lirida Naviner","raw_affiliation_strings":["Institut TELECOM TELECOM-ParisTech, France","Institut TELECOM, TELECOM-ParisTech, LTCI-CNRS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut TELECOM TELECOM-ParisTech, France","institution_ids":["https://openalex.org/I12356871"]},{"raw_affiliation_string":"Institut TELECOM, TELECOM-ParisTech, LTCI-CNRS","institution_ids":["https://openalex.org/I12356871","https://openalex.org/I1294671590","https://openalex.org/I4210165912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8158,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69724872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"17","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6780969500541687},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6561306715011597},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.623665452003479},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6126842498779297},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6031975150108337},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5966472625732422},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.5793453454971313},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.5611459612846375},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5532052516937256},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4914208650588989},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4837739169597626},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4802994132041931},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4699440598487854},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4518815279006958},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42360496520996094},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.41916006803512573},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3738349676132202},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28046876192092896},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2485477328300476},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20555958151817322},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06257835030555725}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6780969500541687},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6561306715011597},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.623665452003479},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6126842498779297},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6031975150108337},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5966472625732422},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.5793453454971313},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.5611459612846375},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5532052516937256},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4914208650588989},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4837739169597626},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4802994132041931},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4699440598487854},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4518815279006958},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42360496520996094},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.41916006803512573},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3738349676132202},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28046876192092896},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2485477328300476},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20555958151817322},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06257835030555725}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2014.6838602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2014.6838602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1598922540","https://openalex.org/W2036953450","https://openalex.org/W2057734842","https://openalex.org/W2070280483","https://openalex.org/W2093079048","https://openalex.org/W2108967709","https://openalex.org/W2116821691","https://openalex.org/W2136964633","https://openalex.org/W2137726865","https://openalex.org/W6680034460"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2017528947","https://openalex.org/W2082591327","https://openalex.org/W1977171228","https://openalex.org/W1966764473","https://openalex.org/W4249951793","https://openalex.org/W2066518505","https://openalex.org/W2991771859","https://openalex.org/W2619968078","https://openalex.org/W3166523576"],"abstract_inverted_index":{"As":[0],"technology":[1],"scales":[2],"down":[3],"to":[4,76,81],"the":[5,17,42,49,71,86],"nanometer":[6],"era,":[7],"manufacturing":[8],"defects":[9],"are":[10],"rapidly":[11],"becoming":[12],"a":[13,27,66,78],"major":[14],"concern":[15],"in":[16,47],"design":[18],"of":[19,38,44,88],"electronic":[20],"circuits.":[21],"In":[22],"this":[23,39],"work,":[24],"we":[25],"present":[26],"defect-tolerant":[28],"logic":[29,45,73],"family":[30],"constructed":[31],"with":[32],"CMOS":[33,63],"cells.":[34],"The":[35],"basic":[36],"idea":[37],"approach":[40],"is":[41],"construction":[43],"gates":[46],"which":[48],"outputs":[50],"and":[51],"their":[52],"complementaries":[53],"correct":[54],"each":[55],"other.":[56],"We":[57],"demonstrate,":[58],"through":[59],"circuit":[60],"simulation":[61],"using":[62],"cells":[64],"from":[65],"65nm":[67],"industrial":[68],"process,":[69],"that":[70],"proposed":[72],"turns":[74],"out":[75],"be":[77],"good":[79],"compromise":[80],"construct":[82],"robust":[83],"circuits":[84],"under":[85],"constraint":[87],"limited":[89],"area":[90],"overhead.":[91]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}