{"id":"https://openalex.org/W2092621102","doi":"https://doi.org/10.1109/icicdt.2014.6838594","title":"Design layout optimization in the presence of proximity-dependent stress effects","display_name":"Design layout optimization in the presence of proximity-dependent stress effects","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2092621102","doi":"https://doi.org/10.1109/icicdt.2014.6838594","mag":"2092621102"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2014.6838594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2014.6838594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008784203","display_name":"A. Sultan","orcid":null},"institutions":[{"id":"https://openalex.org/I201726411","display_name":"United Arab Emirates University","ror":"https://ror.org/01km6p862","country_code":"AE","type":"education","lineage":["https://openalex.org/I201726411"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Akif Sultan","raw_affiliation_strings":["United Arab Emirates University, Al Ain, Abu Dhabi, AE","[Dept. of Electrical Engineering, United Arab Emirates University, Al-Ain, UAE]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"United Arab Emirates University, Al Ain, Abu Dhabi, AE","institution_ids":["https://openalex.org/I201726411"]},{"raw_affiliation_string":"[Dept. of Electrical Engineering, United Arab Emirates University, Al-Ain, UAE]","institution_ids":["https://openalex.org/I201726411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053518937","display_name":"Rashad Ramzan","orcid":"https://orcid.org/0000-0002-3692-565X"},"institutions":[{"id":"https://openalex.org/I201726411","display_name":"United Arab Emirates University","ror":"https://ror.org/01km6p862","country_code":"AE","type":"education","lineage":["https://openalex.org/I201726411"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Rashad Ramzan","raw_affiliation_strings":["United Arab Emirates University, Al Ain, Abu Dhabi, AE","[Dept. of Electrical Engineering, United Arab Emirates University, Al-Ain, UAE]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"United Arab Emirates University, Al Ain, Abu Dhabi, AE","institution_ids":["https://openalex.org/I201726411"]},{"raw_affiliation_string":"[Dept. of Electrical Engineering, United Arab Emirates University, Al-Ain, UAE]","institution_ids":["https://openalex.org/I201726411"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082900673","display_name":"Derick Wristers","orcid":null},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Derick Wristers","raw_affiliation_strings":["GLOBALFOUNDRIES, Austin, TX, USA","[GLOBALFOUNDRIES 5115 Southwest Parkway #300 Austin, TX 78759, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GLOBALFOUNDRIES, Austin, TX, USA","institution_ids":["https://openalex.org/I35662394"]},{"raw_affiliation_string":"[GLOBALFOUNDRIES 5115 Southwest Parkway #300 Austin, TX 78759, USA]","institution_ids":["https://openalex.org/I35662394"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.2016404,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-subscriber-line","display_name":"Digital subscriber line","score":0.7099510431289673},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6951961517333984},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6680331230163574},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6113216876983643},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.5841789841651917},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5657186508178711},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.5113274455070496},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4873984456062317},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.4828667938709259},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.42359378933906555},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4179779887199402},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41694849729537964},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3829934000968933},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.35096561908721924},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30403825640678406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20463091135025024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17480996251106262},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13405120372772217},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.13182902336120605},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08660286664962769}],"concepts":[{"id":"https://openalex.org/C201374245","wikidata":"https://www.wikidata.org/wiki/Q104534","display_name":"Digital subscriber line","level":2,"score":0.7099510431289673},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6951961517333984},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6680331230163574},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6113216876983643},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.5841789841651917},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5657186508178711},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.5113274455070496},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4873984456062317},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.4828667938709259},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.42359378933906555},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4179779887199402},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41694849729537964},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3829934000968933},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.35096561908721924},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30403825640678406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20463091135025024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17480996251106262},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13405120372772217},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.13182902336120605},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08660286664962769},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2014.6838594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2014.6838594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2071128674","https://openalex.org/W2106450191","https://openalex.org/W2122460127","https://openalex.org/W2161765299","https://openalex.org/W2536698305","https://openalex.org/W2536792177","https://openalex.org/W2543985255","https://openalex.org/W2548244308","https://openalex.org/W3115080338","https://openalex.org/W6678197148"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2357425846","https://openalex.org/W162881505","https://openalex.org/W2044122268","https://openalex.org/W2376726667","https://openalex.org/W1565715208","https://openalex.org/W583900352","https://openalex.org/W1965232212"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4,23],"Minimized":[5],"Layout":[6],"Effect":[7],"(MINLAYEF)":[8],"guidelines":[9,26,71],"for":[10,43,47],"reducing":[11],"the":[12,29,57],"layout":[13,42,65,70],"and":[14,68],"process":[15,32],"variations":[16,33],"in":[17],"critical":[18],"analog":[19],"circuits.":[20],"We":[21,38],"also":[22,39,73],"digital":[24],"design":[25],"to":[27,55],"minimize":[28],"effect":[30],"of":[31,59],"by":[34],"eliminating":[35],"stress":[36,50],"sources.":[37],"propose":[40],"a":[41,44,48],"reference":[45],"device":[46,53],"dual":[49],"liner":[51],"(DSL)":[52],"architecture":[54],"improve":[56],"accuracy":[58],"simulations.":[60],"Si":[61],"results":[62],"from":[63],"circuit":[64],"designed":[66],"with":[67],"without":[69],"are":[72],"presented.":[74]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}