{"id":"https://openalex.org/W2084865155","doi":"https://doi.org/10.1109/icicdt.2014.6838586","title":"A comparative analysis of 3D-IC partitioning schemes for asynchronous circuits","display_name":"A comparative analysis of 3D-IC partitioning schemes for asynchronous circuits","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2084865155","doi":"https://doi.org/10.1109/icicdt.2014.6838586","mag":"2084865155"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2014.6838586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2014.6838586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084189942","display_name":"Landon Caley","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Landon Caley","raw_affiliation_strings":["Computer Science and Computer Engineering Department, University of Arkansas Fayetteville, Arkansas, USA","Computer Science and Computer Engineering Department University of Arkansas Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Computer Engineering Department, University of Arkansas Fayetteville, Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Computer Science and Computer Engineering Department University of Arkansas Fayetteville, Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090055841","display_name":"Chien-Wei Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chien-Wei Lo","raw_affiliation_strings":["Computer Science and Computer Engineering Department, University of Arkansas Fayetteville, Arkansas, USA","Computer Science and Computer Engineering Department University of Arkansas Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Computer Engineering Department, University of Arkansas Fayetteville, Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Computer Science and Computer Engineering Department University of Arkansas Fayetteville, Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058230603","display_name":"Francis Sabado","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Francis Sabado","raw_affiliation_strings":["Computer Science and Computer Engineering Department, University of Arkansas Fayetteville, Arkansas, USA","Computer Science and Computer Engineering Department University of Arkansas Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Computer Engineering Department, University of Arkansas Fayetteville, Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Computer Science and Computer Engineering Department University of Arkansas Fayetteville, Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101644887","display_name":"Jia Di","orcid":"https://orcid.org/0000-0001-7718-0220"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jia Di","raw_affiliation_strings":["Computer Science and Computer Engineering Department, University of Arkansas Fayetteville, Arkansas, USA","Computer Science and Computer Engineering Department University of Arkansas Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Computer Engineering Department, University of Arkansas Fayetteville, Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"Computer Science and Computer Engineering Department University of Arkansas Fayetteville, Arkansas, USA","institution_ids":["https://openalex.org/I78715868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5084189942"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12334614,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.7371485233306885},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6781660318374634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.632377028465271},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5081877708435059},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4922720491886139},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4901638925075531},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48902568221092224},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4850448966026306},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.45954224467277527},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44707435369491577},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.42672374844551086},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.340084433555603},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.27675506472587585},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2291482388973236},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21870195865631104},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.19088658690452576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15476691722869873},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13293656706809998},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08984550833702087}],"concepts":[{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.7371485233306885},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6781660318374634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.632377028465271},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5081877708435059},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4922720491886139},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4901638925075531},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48902568221092224},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4850448966026306},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.45954224467277527},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44707435369491577},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.42672374844551086},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.340084433555603},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.27675506472587585},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2291482388973236},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21870195865631104},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.19088658690452576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15476691722869873},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13293656706809998},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08984550833702087},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2014.6838586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2014.6838586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1993922697","https://openalex.org/W2023264348","https://openalex.org/W2078413155","https://openalex.org/W2117299791","https://openalex.org/W2125459451","https://openalex.org/W2138329321","https://openalex.org/W2149142646"],"related_works":["https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2362503410","https://openalex.org/W2376028644","https://openalex.org/W4248234938","https://openalex.org/W2744948163","https://openalex.org/W2368652795","https://openalex.org/W2391880898","https://openalex.org/W2999044428","https://openalex.org/W4391263141"],"abstract_inverted_index":{"In":[0],"an":[1,83,90],"attempt":[2,91],"to":[3,12,51,81,92],"further":[4],"extend":[5],"Moore's":[6],"Law,":[7],"circuit":[8,15,38,67,85,114],"designers":[9],"are":[10],"turning":[11],"three-dimensional":[13],"integrated":[14],"(3D-IC)":[16],"design.":[17],"However,":[18],"stacking":[19],"active":[20],"devices":[21],"presents":[22,78],"new":[23],"design":[24,39,64],"challenges,":[25],"the":[26,47,53,62,73,94],"most":[27],"notable":[28],"being":[29],"thermal":[30],"dissipation.":[31],"When":[32],"paired":[33],"with":[34],"a":[35,66],"delay-insensitive":[36],"asynchronous":[37,99],"technique":[40],"such":[41],"as":[42],"NULL":[43],"Convention":[44],"Logic":[45],"(NCL),":[46],"two":[48,87],"technologies":[49],"unite":[50],"solve":[52],"inherent":[54],"weaknesses":[55],"of":[56,61,109],"each":[57],"other.":[58],"As":[59],"part":[60],"3D-IC":[63],"process,":[65],"must":[68],"be":[69],"partitioned":[70],"evenly":[71],"between":[72],"stacked":[74],"wafers.":[75],"This":[76],"study":[77],"three":[79],"strategies":[80],"split":[82],"NCL":[84],"into":[86],"die,":[88],"in":[89],"discover":[93],"optimal":[95],"partitioning":[96],"method":[97],"for":[98],"circuits.":[100],"Analysis":[101],"is":[102],"done":[103],"on":[104],"total":[105],"interconnect":[106],"length,":[107],"number":[108],"thru-silicon":[110],"vias":[111],"required,":[112],"and":[113],"area.":[115]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}