{"id":"https://openalex.org/W2119052406","doi":"https://doi.org/10.1109/icicdt.2013.6563341","title":"TSV count minimization and thermal analysis for 3D Tree-based FPGA","display_name":"TSV count minimization and thermal analysis for 3D Tree-based FPGA","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2119052406","doi":"https://doi.org/10.1109/icicdt.2013.6563341","mag":"2119052406"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2013.6563341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2013.6563341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044271464","display_name":"Vinod Pangracious","orcid":"https://orcid.org/0000-0002-4240-6610"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vinod Pangracious","raw_affiliation_strings":["LIP6, University of Pierre and Marie Curie Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, University of Pierre and Marie Curie Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6, University of Pierre and Marie Curie Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, University of Pierre and Marie Curie Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018343323","display_name":"Zied Marakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied Marakchi","raw_affiliation_strings":["FlexRas Technologies, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","Flexras Technologies (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FlexRas Technologies, Paris, France","institution_ids":[]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]},{"raw_affiliation_string":"Flexras Technologies (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63590301,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"22","issue":null,"first_page":"223","last_page":"226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8267602920532227},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.8170680999755859},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6276525855064392},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5715394020080566},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5446233153343201},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.502825915813446},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.49267345666885376},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.4656912088394165},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4564022123813629},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.420445054769516},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4155423641204834},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3898323178291321},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2751709818840027},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.25450047850608826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22680234909057617},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.14283427596092224}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8267602920532227},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.8170680999755859},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6276525855064392},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5715394020080566},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5446233153343201},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.502825915813446},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.49267345666885376},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.4656912088394165},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4564022123813629},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.420445054769516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4155423641204834},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3898323178291321},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2751709818840027},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.25450047850608826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22680234909057617},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.14283427596092224},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icicdt.2013.6563341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2013.6563341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01372828v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01372828","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ICICDT 2013 - International Conference on IC Design & Technology, May 2013, Pavia, Italy. pp.223--226, ⟨10.1109/ICICDT.2013.6563341⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W68733363","https://openalex.org/W1581887721","https://openalex.org/W1604136049","https://openalex.org/W1830708738","https://openalex.org/W2005220526","https://openalex.org/W2005226599","https://openalex.org/W2047199967","https://openalex.org/W2089322412","https://openalex.org/W2139109474","https://openalex.org/W2150938931","https://openalex.org/W6638478215"],"related_works":["https://openalex.org/W1990828594","https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230","https://openalex.org/W4237709086"],"abstract_inverted_index":{"The":[0,134],"CMOS":[1],"technology":[2,43],"scaling":[3],"has":[4,26],"greatly":[5],"improved":[6],"the":[7,19,32,99,104,115,146],"overall":[8],"performance":[9,20],"and":[10,24,75],"density":[11],"of":[12,35,82,120,145],"Field":[13],"Programmable":[14],"Gate":[15],"Array":[16],"(FPGA),":[17],"nonetheless":[18],"gap":[21],"between":[22,55],"FPGA":[23],"ASIC":[25],"remain":[27],"very":[28,111],"wide":[29],"mainly":[30],"due":[31],"programming":[33],"overhead":[34],"FPGA.":[36,133,153],"Three-Dimensional":[37],"(3D)":[38],"integration":[39],"is":[40,140],"a":[41,67,125],"promising":[42],"to":[44,72,80,97,113,142],"reduce":[45,143],"wire":[46],"lengths.":[47],"Through":[48],"Silicon":[49],"Vias":[50],"(TSV)":[51],"provide":[52],"electrical":[53],"connectivity":[54],"multiple":[56],"active":[57],"device":[58],"planes":[59],"in":[60,117,150],"3D":[61,83,121,128,151],"integrated":[62],"Circuits":[63],"(ICs).":[64],"TSVs":[65,107],"require":[66],"significant":[68],"silicon":[69],"area":[70],"compared":[71],"planar":[73],"interconnects":[74],"also":[76,109],"bring":[77],"critical":[78],"challenges":[79],"design":[81],"ICs.":[84,122],"In":[85],"this":[86],"paper":[87],"we":[88],"propose":[89,124],"an":[90],"architectural":[91],"level":[92],"TSV":[93,100,126,148],"count":[94,101,149],"optimization":[95,130],"solution":[96],"minimize,":[98],"without":[102],"compromising":[103],"chip":[105],"performance.":[106],"are":[108],"used":[110],"effectively":[112],"control":[114],"increase":[116],"inter-layer":[118],"temperature":[119],"We":[123],"based":[127],"thermal":[129],"model":[131],"for":[132],"experimental":[135],"results":[136],"shows":[137],"our":[138],"methodology":[139],"able":[141],"35%":[144],"total":[147],"Tree-based":[152]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}