{"id":"https://openalex.org/W2009058363","doi":"https://doi.org/10.1109/icicdt.2013.6563335","title":"Improvement of gate disturb degradation in SONOS FETs for Vth mismatch compensation in CMOS analog circuits","display_name":"Improvement of gate disturb degradation in SONOS FETs for Vth mismatch compensation in CMOS analog circuits","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2009058363","doi":"https://doi.org/10.1109/icicdt.2013.6563335","mag":"2009058363"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2013.6563335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2013.6563335","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102124762","display_name":"Masamichi Suzuki","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masamichi Suzuki","raw_affiliation_strings":["Corporate Research & Development Center, Toshiba Corporation, Yokohama, Japan","Corp. R&D Center, Toshiba Corp., Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Corporate Research & Development Center, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Corp. R&D Center, Toshiba Corp., Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112629241","display_name":"Atsuhiro Kinoshita","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsuhiro Kinoshita","raw_affiliation_strings":["Corporate Research & Development Center, Toshiba Corporation, Yokohama, Japan","Corp. R&D Center, Toshiba Corp., Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Corporate Research & Development Center, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Corp. R&D Center, Toshiba Corp., Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060148850","display_name":"Yuichiro Mitani","orcid":"https://orcid.org/0000-0001-6448-7100"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro Mitani","raw_affiliation_strings":["Corporate Research & Development Center, Toshiba Corporation, Yokohama, Japan","Corp. R&D Center, Toshiba Corp., Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Corporate Research & Development Center, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Corp. R&D Center, Toshiba Corp., Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102124762"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59044386,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"38","issue":null,"first_page":"195","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.7205161452293396},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.67713463306427},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6338966488838196},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.5694030523300171},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.5589512586593628},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5190213918685913},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46029743552207947},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4494181275367737},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4439714252948761},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.44327184557914734},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31917673349380493},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2673095464706421},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23579543828964233},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10253044962882996}],"concepts":[{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.7205161452293396},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.67713463306427},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6338966488838196},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.5694030523300171},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.5589512586593628},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5190213918685913},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46029743552207947},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4494181275367737},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4439714252948761},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.44327184557914734},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31917673349380493},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2673095464706421},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23579543828964233},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10253044962882996}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2013.6563335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2013.6563335","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2069580722","https://openalex.org/W2103267281","https://openalex.org/W2119106602","https://openalex.org/W2148767414","https://openalex.org/W2154588588","https://openalex.org/W2167683156"],"related_works":["https://openalex.org/W2143400404","https://openalex.org/W2801267388","https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W759091488","https://openalex.org/W4386230336","https://openalex.org/W2170979950","https://openalex.org/W2039299085","https://openalex.org/W2071775671"],"abstract_inverted_index":{"The":[0,54],"gate":[1,106],"disturb":[2,107],"degradation":[3,108],"mechanism":[4],"in":[5,26,35,49,70],"silicon-oxide-nitride-oxide-semiconductor":[6],"(SONOS)":[7],"FETs":[8,73,97],"with":[9],"a":[10,86,100],"highprecision":[11],"threshold":[12],"voltage":[13],"(Vth)":[14],"tuning":[15],"function,":[16],"which":[17],"is":[18],"designed":[19],"to":[20,28,64,104],"compensate":[21],"for":[22,39,76,117],"the":[23,58,66,71,83],"Vth":[24,43,60,77],"mismatch":[25],"order":[27],"achieve":[29],"high-performance":[30],"analog":[31,50],"circuits,":[32],"was":[33,52,62,80],"investigated":[34],"detail.":[36],"A":[37],"tendency":[38],"an":[40],"unintended":[41],"positive":[42,59],"shift":[44,61],"under":[45],"typical":[46],"bias":[47],"conditions":[48],"circuits":[51],"identified.":[53],"main":[55],"cause":[56],"of":[57,85],"determined":[63],"be":[65,121],"physical":[67],"damage":[68,93],"induced":[69],"SONOS":[72,96],"during":[74,94],"programming":[75],"tuning.":[78],"It":[79],"found":[81],"that":[82,98],"use":[84],"thicker":[87,101],"block":[88,102],"layer":[89,103],"effectively":[90],"suppressed":[91],"this":[92],"programming.":[95],"used":[99],"reduce":[105],"demonstrated":[109],"excellent":[110],"data":[111,115],"retention":[112,116],"characteristics,":[113],"and":[114],"ten":[118],"years":[119],"could":[120],"guaranteed.":[122]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}