{"id":"https://openalex.org/W2037857814","doi":"https://doi.org/10.1109/icicdt.2013.6563293","title":"Folded circuit synthesis: Logic simplification using dual edge-triggered flip-flops","display_name":"Folded circuit synthesis: Logic simplification using dual edge-triggered flip-flops","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2037857814","doi":"https://doi.org/10.1109/icicdt.2013.6563293","mag":"2037857814"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2013.6563293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2013.6563293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031562748","display_name":"Inhak Han","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Inhak Han","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","Dept. of Electr. Eng., KAIST\\\\, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng., KAIST\\\\, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","Dept. of Electr. Eng., KAIST\\\\, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng., KAIST\\\\, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14468732,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6477329730987549},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.625887930393219},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6170444488525391},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6109837889671326},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5716084837913513},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5651302337646484},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5603785514831543},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5455431938171387},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.520119309425354},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5058884024620056},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4974410831928253},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.4672294557094574},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4509612023830414},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.43461689352989197},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35379159450531006},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3428637385368347},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2980574369430542},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1981050670146942},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19461342692375183},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17725327610969543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10700705647468567},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08649000525474548}],"concepts":[{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6477329730987549},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.625887930393219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6170444488525391},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6109837889671326},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5716084837913513},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5651302337646484},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5603785514831543},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5455431938171387},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.520119309425354},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5058884024620056},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4974410831928253},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.4672294557094574},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4509612023830414},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.43461689352989197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35379159450531006},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3428637385368347},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2980574369430542},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1981050670146942},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19461342692375183},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17725327610969543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10700705647468567},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08649000525474548},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2013.6563293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2013.6563293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2013 International Conference on IC Design & Technology (ICICDT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5099999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W2069560114","https://openalex.org/W2096466247","https://openalex.org/W2117880765","https://openalex.org/W2154275811","https://openalex.org/W2159533695","https://openalex.org/W2394837972","https://openalex.org/W2404749209","https://openalex.org/W4240845142","https://openalex.org/W4241530675","https://openalex.org/W4256548512","https://openalex.org/W6630623413","https://openalex.org/W6683416155"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2024069812","https://openalex.org/W2376091510","https://openalex.org/W2051658160","https://openalex.org/W2056378213","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309","https://openalex.org/W2149388434","https://openalex.org/W1967412649"],"abstract_inverted_index":{"Dual":[0],"edge-triggered":[1,19],"flip-flop":[2],"(DETFF)":[3],"captures":[4],"data":[5,44],"at":[6],"both":[7],"clock":[8],"edges.":[9],"We":[10,61],"observe":[11],"that":[12,16,31,70,89],"conventional":[13],"sequential":[14],"circuit":[15,56,90],"contains":[17],"single":[18],"flip-flops":[20],"(SETFFs)":[21],"can":[22],"be":[23],"simplified":[24],"by":[25,46],"identifying":[26],"pairs":[27],"of":[28,38],"combinational":[29],"subcircuits":[30,73],"are":[32,74],"structurally":[33],"identical,":[34],"removing":[35],"one":[36],"subcircuit":[37],"each":[39],"pair,":[40],"and":[41],"providing":[42],"input":[43],"twice":[45],"using":[47],"DETFFs":[48],"where":[49],"SETFFs":[50],"have":[51],"been":[52],"used.":[53],"The":[54],"resulting":[55],"is":[57,92],"named":[58],"folded":[59],"circuit.":[60],"carry":[62],"the":[63,79],"observation":[64],"to":[65],"technology":[66],"mapping":[67],"problem,":[68],"so":[69],"many":[71],"identical":[72],"synthesized":[75],"early":[76],"on":[77],"in":[78],"design":[80],"process.":[81],"Experimental":[82],"results":[83],"with":[84],"some":[85],"test":[86],"circuits":[87],"indicate":[88],"area":[91],"reduced":[93],"as":[94,96],"much":[95],"16%.":[97]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}