{"id":"https://openalex.org/W2073127592","doi":"https://doi.org/10.1109/icicdt.2012.6232861","title":"Using ECC and redundancy to minimize vmin induced yield loss in 6T SRAM arrays","display_name":"Using ECC and redundancy to minimize vmin induced yield loss in 6T SRAM arrays","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2073127592","doi":"https://doi.org/10.1109/icicdt.2012.6232861","mag":"2073127592"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2012.6232861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2012.6232861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074706310","display_name":"Guru Shamanna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"Guru Shamanna","raw_affiliation_strings":["Intel Corporation, Bangalore, India","Intel Corporation, #136 Airport Road, Bangalore-560017, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Corporation, #136 Airport Road, Bangalore-560017, India","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071418252","display_name":"R. Gaurav","orcid":"https://orcid.org/0009-0006-8749-3881"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Raja Gaurav","raw_affiliation_strings":["Intel Corporation, Bangalore, India","Intel Corporation, #136 Airport Road, Bangalore-560017, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Corporation, #136 Airport Road, Bangalore-560017, India","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070287835","display_name":"Y. K Raghavendra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Y. K Raghavendra","raw_affiliation_strings":["Intel Corporation, Bangalore, India","Intel Corporation, #136 Airport Road, Bangalore-560017, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Corporation, #136 Airport Road, Bangalore-560017, India","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013813101","display_name":"Percy Marfatia","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Percy Marfatia","raw_affiliation_strings":["Intel Corporation, Bangalore, India","Intel Corporation, #136 Airport Road, Bangalore-560017, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Corporation, #136 Airport Road, Bangalore-560017, India","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026029792","display_name":"Bhunesh Kshatri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Bhunesh Kshatri","raw_affiliation_strings":["Intel Corporation, Bangalore, India","Intel Corporation, #136 Airport Road, Bangalore-560017, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Corporation, #136 Airport Road, Bangalore-560017, India","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5074706310"],"corresponding_institution_ids":["https://openalex.org/I4210146682","https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.43743348,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69237968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8937132358551025},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8774206042289734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5355244874954224},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.5070879459381104},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47141051292419434},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4203186333179474},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3776998221874237},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2126443088054657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16714206337928772},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1668187975883484}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8937132358551025},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8774206042289734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5355244874954224},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5070879459381104},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47141051292419434},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4203186333179474},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3776998221874237},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2126443088054657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16714206337928772},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1668187975883484},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2012.6232861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2012.6232861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1562707032","https://openalex.org/W1970601044","https://openalex.org/W2032681711","https://openalex.org/W2044443802","https://openalex.org/W2140823559","https://openalex.org/W2168133003","https://openalex.org/W3148024018","https://openalex.org/W4238002809"],"related_works":["https://openalex.org/W1933211537","https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937"],"abstract_inverted_index":{"VMIN":[0,34,44,57],"induced":[1],"Yield":[2],"Loss":[3],"is":[4,71],"increasing":[5],"in":[6,66],"nanoscale":[7],"CMOS":[8],"era,":[9],"due":[10,30,40],"to":[11,24,31,41,73],"quest":[12],"for":[13],"performance":[14],"at":[15],"low":[16],"power.":[17],"SRAM":[18,43,63],"arrays":[19],"are":[20],"the":[21,48],"largest":[22],"contributor":[23],"this":[25],"variety":[26],"of":[27,50,60,76],"yield":[28,38],"loss":[29,39],"a":[32,61],"wide":[33,42],"distribution.":[35],"To":[36],"minimize":[37],"distribution,":[45],"authors":[46],"propose":[47],"use":[49],"error":[51,79],"correction":[52,80],"techniques":[53],"and":[54,78],"redundancy.":[55],"Measured":[56],"distribution":[58],"data":[59],"30MB":[62],"array":[64],"designed":[65],"32nm":[67],"process":[68],"technology":[69],"node":[70],"presented":[72],"demonstrate":[74],"efficacy":[75],"redundancy":[77],"techniques.":[81]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}