{"id":"https://openalex.org/W2046948317","doi":"https://doi.org/10.1109/icicdt.2012.6232835","title":"Synthesis of clock gating logic through factored form matching","display_name":"Synthesis of clock gating logic through factored form matching","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2046948317","doi":"https://doi.org/10.1109/icicdt.2012.6232835","mag":"2046948317"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2012.6232835","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2012.6232835","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031562748","display_name":"Inhak Han","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Inhak Han","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea","Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea","Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5031562748"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.8702,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73383924,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8968678116798401},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.7756577730178833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6474153995513916},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5953326225280762},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5255245566368103},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49375519156455994},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4913400709629059},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4442099332809448},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.44038066267967224},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4251837730407715},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3801969885826111},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.36377114057540894},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2256438434123993},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13480326533317566}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8968678116798401},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.7756577730178833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6474153995513916},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5953326225280762},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5255245566368103},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49375519156455994},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4913400709629059},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4442099332809448},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.44038066267967224},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4251837730407715},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3801969885826111},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.36377114057540894},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2256438434123993},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13480326533317566},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2012.6232835","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2012.6232835","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on IC Design & Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1505590927","https://openalex.org/W1511688816","https://openalex.org/W1969440359","https://openalex.org/W1996445094","https://openalex.org/W2035342163","https://openalex.org/W2098560306","https://openalex.org/W2112476556","https://openalex.org/W2136047350","https://openalex.org/W2137564865","https://openalex.org/W2520093650","https://openalex.org/W3152276953","https://openalex.org/W6630623413","https://openalex.org/W6676796853"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W1999924508","https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W1603944672","https://openalex.org/W1851795671","https://openalex.org/W2146663621"],"abstract_inverted_index":{"Clock":[0],"gating":[1,16,37,41,49,54,92,131],"is":[2,25,51,78,110],"typically":[3],"dictated":[4],"by":[5,38,80,86,100],"designers":[6],"in":[7,17,46,124],"register":[8],"transfer":[9],"level":[10,19],"(RTL).":[11],"Automatic":[12],"synthesis":[13,50],"of":[14,59,90,103,127],"clock":[15,36,48],"gate":[18],"has":[20],"been":[21],"less":[22],"explored,":[23],"but":[24],"certainly":[26],"more":[27],"convenient":[28],"to":[29,52,67,96,129,137],"designers;":[30],"it":[31],"can":[32,134],"also":[33],"complement":[34],"RTL":[35],"extracting":[39,81],"additional":[40,60],"conditions.":[42],"The":[43],"key":[44],"problem":[45],"gate-level":[47],"implement":[53,130],"conditions":[55],"with":[56],"minimum":[57],"amount":[58],"logic.":[61],"In":[62],"this":[63,133],"paper,":[64],"we":[65],"aim":[66],"utilize":[68],"the":[69,98,107,118,125],"existing":[70,104],"combinational":[71,105],"logic":[72],"as":[73,75],"much":[74],"possible.":[76],"This":[77],"done":[79],"a":[82,87],"factored":[83,112],"form":[84,113],"(modeled":[85],"factoring":[88,101],"tree)":[89],"each":[91],"condition,":[93],"and":[94],"try":[95],"cover":[97],"tree":[99],"trees":[102],"logic;":[106],"corresponding":[108],"process":[109],"named":[111],"matching.":[114],"Experiments":[115],"demonstrate":[116],"that":[117],"proposed":[119],"matching":[120],"achieves":[121,144],"25%":[122],"reduction":[123],"number":[126],"gates":[128],"conditions;":[132],"be":[135],"compared":[136],"prior":[138],"method":[139],"using":[140],"Boolean":[141],"division,":[142],"which":[143],"10%":[145],"reduction.":[146]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}