{"id":"https://openalex.org/W4414272314","doi":"https://doi.org/10.1109/ichms65439.2025.11154180","title":"Streamlining Serial Communication Protocol Development on SoC Platforms for Code Reusability","display_name":"Streamlining Serial Communication Protocol Development on SoC Platforms for Code Reusability","publication_year":2025,"publication_date":"2025-05-26","ids":{"openalex":"https://openalex.org/W4414272314","doi":"https://doi.org/10.1109/ichms65439.2025.11154180"},"language":"en","primary_location":{"id":"doi:10.1109/ichms65439.2025.11154180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ichms65439.2025.11154180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 5th International Conference on Human-Machine Systems (ICHMS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5095842501","display_name":"Francesco Porreca","orcid":null},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Porreca","raw_affiliation_strings":["University of Calabria,Department of Informatics, Modelling, Electronics and Systems Engineering,Rende,Italy"],"affiliations":[{"raw_affiliation_string":"University of Calabria,Department of Informatics, Modelling, Electronics and Systems Engineering,Rende,Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007500670","display_name":"Raffaele Gravina","orcid":"https://orcid.org/0000-0002-2257-0886"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Raffaele Gravina","raw_affiliation_strings":["University of Calabria,Department of Informatics, Modelling, Electronics and Systems Engineering,Rende,Italy"],"affiliations":[{"raw_affiliation_string":"University of Calabria,Department of Informatics, Modelling, Electronics and Systems Engineering,Rende,Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006072632","display_name":"Antonio Pellicani","orcid":"https://orcid.org/0000-0002-4193-3486"},"institutions":[{"id":"https://openalex.org/I5561750","display_name":"University of Bari Aldo Moro","ror":"https://ror.org/027ynra39","country_code":"IT","type":"education","lineage":["https://openalex.org/I5561750"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Pellicani","raw_affiliation_strings":["University of Bari Aldo Moro,Dept. of Computer Science,Bari,Italy"],"affiliations":[{"raw_affiliation_string":"University of Bari Aldo Moro,Dept. of Computer Science,Bari,Italy","institution_ids":["https://openalex.org/I5561750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075576566","display_name":"Niccol\u00f2 Petti","orcid":null},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Niccol\u00f2 Petti","raw_affiliation_strings":["University of Calabria,Department of Informatics, Modelling, Electronics and Systems Engineering,Rende,Italy"],"affiliations":[{"raw_affiliation_string":"University of Calabria,Department of Informatics, Modelling, Electronics and Systems Engineering,Rende,Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011214102","display_name":"Fabio Frustaci","orcid":"https://orcid.org/0000-0001-5795-4321"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabio Frustaci","raw_affiliation_strings":["University of Calabria,Department of Informatics, Modelling, Electronics and Systems Engineering,Rende,Italy"],"affiliations":[{"raw_affiliation_string":"University of Calabria,Department of Informatics, Modelling, Electronics and Systems Engineering,Rende,Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5095842501"],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30684472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"350","last_page":"355"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.6942999958992004},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.5485000014305115},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5475000143051147},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5037999749183655},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4595000147819519},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.41370001435279846},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.40720000863075256},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.40689998865127563},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4059000015258789}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7544000148773193},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7228999733924866},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.6942999958992004},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.5485000014305115},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5475000143051147},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5037999749183655},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4595000147819519},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.41370001435279846},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.40720000863075256},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.40689998865127563},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4059000015258789},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3917999863624573},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.3880000114440918},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.37139999866485596},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3614000082015991},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.32600000500679016},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.3239000141620636},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.31119999289512634},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.3068999946117401},{"id":"https://openalex.org/C2776542497","wikidata":"https://www.wikidata.org/wiki/Q5266672","display_name":"Development (topology)","level":2,"score":0.30149999260902405},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.2921000123023987},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.2630999982357025},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.2621000111103058},{"id":"https://openalex.org/C52913732","wikidata":"https://www.wikidata.org/wiki/Q857102","display_name":"Software design","level":4,"score":0.25920000672340393},{"id":"https://openalex.org/C161911788","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Universal asynchronous receiver/transmitter","level":3,"score":0.251800000667572},{"id":"https://openalex.org/C139968098","wikidata":"https://www.wikidata.org/wiki/Q3055454","display_name":"Development environment","level":2,"score":0.2508000135421753}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ichms65439.2025.11154180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ichms65439.2025.11154180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 5th International Conference on Human-Machine Systems (ICHMS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1569421239","https://openalex.org/W2591852776","https://openalex.org/W2624194296","https://openalex.org/W2786151935","https://openalex.org/W2900465095","https://openalex.org/W2954460114","https://openalex.org/W3017793163","https://openalex.org/W3081513387","https://openalex.org/W4385831980","https://openalex.org/W4402436942"],"related_works":[],"abstract_inverted_index":{"In":[0,65],"IoT":[1],"and":[2,30,53,83],"wearable":[3],"systems":[4],"based":[5,90],"on":[6,8,57],"System":[7],"Chip":[9],"(SoC),":[10],"wired":[11],"communication":[12,25,51],"with":[13],"off-chip":[14],"devices":[15,117],"is":[16,27],"an":[17,43],"essential":[18],"part":[19],"of":[20,37,50,102],"the":[21,35,38,48],"design.":[22],"Developing":[23],"this":[24,103],"interface":[26],"not":[28],"trivial":[29],"often":[31],"application-dependent,":[32],"which":[33,77],"limits":[34],"re-usability":[36],"code.":[39],"This":[40],"paper":[41],"presents":[42],"effective":[44],"method":[45],"to":[46],"simplify":[47],"development":[49],"interfaces":[52],"reduce":[54],"their":[55],"dependency":[56],"specific":[58],"applications":[59],"by":[60],"providing":[61],"useful":[62],"design":[63],"guidelines.":[64],"particular,":[66],"our":[67],"study":[68],"targets":[69],"complex":[70],"computing":[71],"platform":[72],"such":[73],"as":[74],"heterogeneous":[75],"SoCs,":[76],"integrate":[78],"a":[79,84,100,108],"general":[80],"purpose":[81],"processor":[82],"Field":[85],"Programmable":[86],"Gate":[87],"Array":[88],"(FPGA)":[89],"programmable":[91],"logic":[92],"where":[93],"hardware":[94],"accelerators":[95],"can":[96,112],"be":[97,113],"implemented.":[98],"As":[99],"result":[101],"work,":[104],"we":[105],"have":[106],"developed":[107],"software":[109],"library":[110],"that":[111],"reused":[114],"for":[115],"all":[116],"utilizing":[118],"i<sup":[119],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>c":[121],"serial":[122],"communication.":[123]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}