{"id":"https://openalex.org/W7126038390","doi":"https://doi.org/10.1109/icfsp67350.2025.11353784","title":"Research and Development of FPGA Layout and Routing Algorithms: From Traditional Methods to Open Source Frameworks and 3D Integration","display_name":"Research and Development of FPGA Layout and Routing Algorithms: From Traditional Methods to Open Source Frameworks and 3D Integration","publication_year":2025,"publication_date":"2025-09-10","ids":{"openalex":"https://openalex.org/W7126038390","doi":"https://doi.org/10.1109/icfsp67350.2025.11353784"},"language":null,"primary_location":{"id":"doi:10.1109/icfsp67350.2025.11353784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfsp67350.2025.11353784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 10th International Conference on Frontiers of Signal Processing (ICFSP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5124276532","display_name":"Shurui Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162190","display_name":"China University of Petroleum, East China","ror":"https://ror.org/05gbn2817","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210162190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shurui Ma","raw_affiliation_strings":["China University of Petroleum (East China),Qingdao,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"China University of Petroleum (East China),Qingdao,China","institution_ids":["https://openalex.org/I4210162190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124250194","display_name":"Tong Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115513","display_name":"Xi\u2019an University","ror":"https://ror.org/01zzmf129","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210115513"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tong Ye","raw_affiliation_strings":["North West University,Xi&#x2019;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North West University,Xi&#x2019;an,China","institution_ids":["https://openalex.org/I4210115513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124161011","display_name":"Mingjun Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingjun Xu","raw_affiliation_strings":["Fuzhou University,Fuzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fuzhou University,Fuzhou,China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5124290747","display_name":"Zhixuan Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114604","display_name":"Beijing Luhe Hospital Affiliated to Capital Medical University","ror":"https://ror.org/01zyn4z03","country_code":"CN","type":"healthcare","lineage":["https://openalex.org/I4210114604"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhixuan Liang","raw_affiliation_strings":["Luhe International Academy,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Luhe International Academy,Beijing,China","institution_ids":["https://openalex.org/I4210114604"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.67100939,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9448000192642212,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9448000192642212,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.03350000083446503,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.002199999988079071,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.644599974155426},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5370000004768372},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5250999927520752},{"id":"https://openalex.org/keywords/development","display_name":"Development (topology)","score":0.5152999758720398},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.48539999127388},{"id":"https://openalex.org/keywords/transparency","display_name":"Transparency (behavior)","score":0.482699990272522}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7044000029563904},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.644599974155426},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5370000004768372},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5250999927520752},{"id":"https://openalex.org/C2776542497","wikidata":"https://www.wikidata.org/wiki/Q5266672","display_name":"Development (topology)","level":2,"score":0.5152999758720398},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5148000121116638},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.48539999127388},{"id":"https://openalex.org/C2780233690","wikidata":"https://www.wikidata.org/wiki/Q535347","display_name":"Transparency (behavior)","level":2,"score":0.482699990272522},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41920000314712524},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.3944999873638153},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.3634999990463257},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3449999988079071},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.29420000314712524},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29100000858306885},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.2784999907016754},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.2623000144958496},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2551000118255615}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icfsp67350.2025.11353784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfsp67350.2025.11353784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 10th International Conference on Frontiers of Signal Processing (ICFSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6141802668571472}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2177496713","https://openalex.org/W2951749218","https://openalex.org/W3028955404","https://openalex.org/W4234325171","https://openalex.org/W4308090241"],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"provides":[2],"an":[3],"overview":[4],"of":[5,8,70,109],"the":[6,50,90,107],"evolution":[7],"FPGA":[9],"layout":[10],"and":[11,24,40,53,75,84,101],"routing":[12],"algorithms,":[13],"covering":[14],"traditional":[15,32,65],"methods":[16],"(such":[17],"as":[18],"K-L":[19,33],"algorithm),":[20],"open-source":[21,45],"frameworks":[22],"(Yosys+NextPNR),":[23],"3D":[25,58],"integration":[26],"technologies.":[27],"Research":[28],"has":[29],"shown":[30],"that":[31],"algorithms":[34],"suffer":[35],"from":[36],"local":[37],"convergence":[38],"defects":[39],"computational":[41],"efficiency":[42],"bottlenecks;":[43],"The":[44,57],"Yosys+NextPNR":[46],"framework":[47],"significantly":[48],"reduces":[49],"design":[51],"threshold":[52],"promotes":[54],"transparency":[55],"innovation;":[56],"layered":[59],"hybrid":[60],"algorithm":[61],"(partitioning+simulated":[62],"annealing)":[63],"outperforms":[64],"2D":[66],"solutions":[67],"in":[68],"terms":[69],"online":[71],"length":[72],"(\u2193":[73,77],"21%":[74],"latency":[76],"24%),":[78],"but":[79],"requires":[80],"addressing":[81],"thermal":[82],"management":[83],"vertical":[85],"through-hole":[86],"optimization":[87],"issues.":[88],"In":[89],"future,":[91],"it":[92],"is":[93],"necessary":[94],"to":[95,105],"integrate":[96],"reinforcement":[97],"learning,":[98],"multi-objective":[99],"optimization,":[100],"heterogeneous":[102],"acceleration":[103],"technologies":[104],"unleash":[106],"potential":[108],"next-generation":[110],"reconfigurable":[111],"computing.":[112]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-01-30T00:00:00"}
