{"id":"https://openalex.org/W7126080925","doi":"https://doi.org/10.1109/icfsp67350.2025.11353742","title":"Improving Efficiency of Hybrid Flexible Streaming Accelerator Systems via Memory and Interrupt Optimizations","display_name":"Improving Efficiency of Hybrid Flexible Streaming Accelerator Systems via Memory and Interrupt Optimizations","publication_year":2025,"publication_date":"2025-09-10","ids":{"openalex":"https://openalex.org/W7126080925","doi":"https://doi.org/10.1109/icfsp67350.2025.11353742"},"language":"en","primary_location":{"id":"doi:10.1109/icfsp67350.2025.11353742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfsp67350.2025.11353742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 10th International Conference on Frontiers of Signal Processing (ICFSP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/20.500.11820/08b98f99-90e2-4422-9253-d9debb106b49","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115021798","display_name":"Alexander Strachan","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alexander Strachan","raw_affiliation_strings":["University of Edinburgh,Institute for Computing Systems Architecture,Edinburgh,Scotland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Institute for Computing Systems Architecture,Edinburgh,Scotland","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027477866","display_name":"Nigel Topham","orcid":"https://orcid.org/0000-0002-6310-0602"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Nigel Topham","raw_affiliation_strings":["University of Edinburgh,Institute for Computing Systems Architecture,Edinburgh,Scotland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Institute for Computing Systems Architecture,Edinburgh,Scotland","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.59538951,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8970999717712402,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8970999717712402,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.04349999874830246,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.012500000186264515,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.9182999730110168},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.51910001039505},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46709999442100525},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4239000082015991},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.41760000586509705},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.40400001406669617},{"id":"https://openalex.org/keywords/interrupt-handler","display_name":"Interrupt handler","score":0.39980000257492065}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.9182999730110168},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7299000024795532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6679999828338623},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.51910001039505},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5055000185966492},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46709999442100525},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4239000082015991},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.41760000586509705},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.40400001406669617},{"id":"https://openalex.org/C28533478","wikidata":"https://www.wikidata.org/wiki/Q1541162","display_name":"Interrupt handler","level":4,"score":0.39980000257492065},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.3935000002384186},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36480000615119934},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.3553999960422516},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.289000004529953},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2822999954223633},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27869999408721924},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.25380000472068787},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icfsp67350.2025.11353742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfsp67350.2025.11353742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 10th International Conference on Frontiers of Signal Processing (ICFSP)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/08b98f99-90e2-4422-9253-d9debb106b49","is_oa":true,"landing_page_url":"https://hdl.handle.net/20.500.11820/08b98f99-90e2-4422-9253-d9debb106b49","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Strachan, A & Topham, N 2026, Improving efficiency of hybrid flexible streaming accelerator systems via memory and interrupt optimizations. in 2025 10th International Conference on Frontiers of Signal Processing (ICFSP). International Conference on Frontiers of Signal Processing, Institute of Electrical and Electronics Engineers, pp. 49-54, The 10th International Conference on Frontiers of Signal Processing, Paris, France, 10/09/25. https://doi.org/10.1109/ICFSP67350.2025.11353742","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.ed.ac.uk:publications/08b98f99-90e2-4422-9253-d9debb106b49","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/08b98f99-90e2-4422-9253-d9debb106b49","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Strachan, A & Topham, N 2026, Improving efficiency of hybrid flexible streaming accelerator systems via memory and interrupt optimizations. in 2025 10th International Conference on Frontiers of Signal Processing (ICFSP). International Conference on Frontiers of Signal Processing, Institute of Electrical and Electronics Engineers, pp. 49-54, The 10th International Conference on Frontiers of Signal Processing, Paris, France, 10/09/25. https://doi.org/10.1109/ICFSP67350.2025.11353742","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:pure.ed.ac.uk:openaire/08b98f99-90e2-4422-9253-d9debb106b49","is_oa":true,"landing_page_url":"https://hdl.handle.net/20.500.11820/08b98f99-90e2-4422-9253-d9debb106b49","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Strachan, A & Topham, N 2026, Improving efficiency of hybrid flexible streaming accelerator systems via memory and interrupt optimizations. in 2025 10th International Conference on Frontiers of Signal Processing (ICFSP). International Conference on Frontiers of Signal Processing, Institute of Electrical and Electronics Engineers, pp. 49-54, The 10th International Conference on Frontiers of Signal Processing, Paris, France, 10/09/25. https://doi.org/10.1109/ICFSP67350.2025.11353742","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.886096179485321,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2099912705","https://openalex.org/W2147657366","https://openalex.org/W3203530736","https://openalex.org/W4212855062","https://openalex.org/W4399677840","https://openalex.org/W4405090548"],"related_works":[],"abstract_inverted_index":{"Hybrid":[0],"accelerator":[1,21],"systems":[2,15,59],"have":[3,60],"the":[4,8,35,43,46,122],"potential":[5,123],"to":[6,22,37,49,64,115],"increase":[7],"useful":[9],"lifespan":[10],"of":[11,18,93,125],"hardware":[12,20,53,103],"designs.":[13],"These":[14],"allow":[16],"parts":[17],"a":[19,29,101],"be":[23,38,110],"replaced":[24],"with":[25,100],"software":[26],"running":[27],"on":[28],"general":[30],"purpose":[31],"CPU.":[32],"This":[33,76],"allows":[34],"design":[36],"extended":[39,99],"or":[40],"fixed":[41,51],"in":[42],"field,":[44],"after":[45],"fact,":[47],"compared":[48],"traditional":[50],"function":[52],"accelerators.However,":[54],"when":[55],"implemented":[56],"naively,":[57],"such":[58,126],"significant":[61],"overheads":[62],"due":[63],"cache":[65],"and":[66,72,86,118],"interrupt":[67],"management,":[68],"limited":[69],"memory":[70],"bandwidth,":[71],"single":[73],"threaded":[74],"operation.":[75],"paper":[77],"details":[78],"three":[79],"mechanisms":[80],"that":[81,107],"can":[82,109],"reduce":[83],"these":[84],"overheads,":[85],"evaluates":[87],"their":[88],"impact":[89],"using":[90],"full-system":[91],"simulation":[92],"an":[94],"ARM-based":[95],"embedded":[96],"multicore":[97],"architecture,":[98],"cycle-accurate":[102],"accelerator.":[104],"We":[105],"show":[106],"efficiency":[108],"increased":[111],"by":[112],"5-20%,":[113],"leading":[114],"decreased":[116],"power":[117],"energy":[119],"consumption,":[120],"extending":[121],"applications":[124],"systems.":[127]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-01-30T00:00:00"}