{"id":"https://openalex.org/W4413278520","doi":"https://doi.org/10.1109/icfpt64416.2024.11113452","title":"Sensing Timing Margin Contingencies in the Programmable Fabric of FPGAs","display_name":"Sensing Timing Margin Contingencies in the Programmable Fabric of FPGAs","publication_year":2024,"publication_date":"2024-12-10","ids":{"openalex":"https://openalex.org/W4413278520","doi":"https://doi.org/10.1109/icfpt64416.2024.11113452"},"language":"en","primary_location":{"id":"doi:10.1109/icfpt64416.2024.11113452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfpt64416.2024.11113452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090842155","display_name":"Arun Iyer","orcid":"https://orcid.org/0000-0001-7377-7599"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Arun Iyer","raw_affiliation_strings":["International Institute of Information Technology Bangalore,India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore,India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119330254","display_name":"Nishant Pawar","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nishant Pawar","raw_affiliation_strings":["AMD Xilinx Hyderabad,India"],"affiliations":[{"raw_affiliation_string":"AMD Xilinx Hyderabad,India","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074585636","display_name":"Dinesh Gaitonde","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Gaitonde","raw_affiliation_strings":["AMD Xilinx,San Jose,USA"],"affiliations":[{"raw_affiliation_string":"AMD Xilinx,San Jose,USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101502774","display_name":"Nanditha Rao","orcid":"https://orcid.org/0000-0003-2369-0836"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nanditha Rao","raw_affiliation_strings":["International Institute of Information Technology Bangalore,India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore,India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090842155"],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35184476,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.947700023651123,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9132999777793884,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.8125556707382202},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7878221273422241},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5595229864120483},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3577406406402588},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3466702401638031},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.05914032459259033}],"concepts":[{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.8125556707382202},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7878221273422241},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5595229864120483},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3577406406402588},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3466702401638031},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.05914032459259033}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icfpt64416.2024.11113452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfpt64416.2024.11113452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1652623996","https://openalex.org/W1990315422","https://openalex.org/W1999085092","https://openalex.org/W2037887034","https://openalex.org/W2045704975","https://openalex.org/W2051192488","https://openalex.org/W2062366285","https://openalex.org/W2072172623","https://openalex.org/W2097027135","https://openalex.org/W2098762322","https://openalex.org/W2114586573","https://openalex.org/W2615189621","https://openalex.org/W2629157711","https://openalex.org/W2788706082","https://openalex.org/W2918037051","https://openalex.org/W2978697470","https://openalex.org/W3005962614","https://openalex.org/W3046769567","https://openalex.org/W3166719496","https://openalex.org/W3167833281","https://openalex.org/W4229759979","https://openalex.org/W4383749374"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Vendors":[0],"design":[1],"the":[2,33,44,54,67,73,122,142,183,194,200,214,220,224],"Programmable":[3],"Logic":[4],"Fabric":[5],"(PL)":[6],"of":[7,16,56,69,131,145,174,178,202],"an":[8,162],"FPGA":[9,166,225],"for":[10,27,58,99],"robustness":[11],"over":[12],"a":[13,85,149],"wide":[14],"range":[15],"customer":[17],"designs,":[18],"use":[19,55],"cases,":[20],"and":[21,35,53,75,111,134,204,217],"operating":[22,151,215],"scenarios.":[23],"These":[24,206],"specifications":[25],"cover":[26],"Process-Voltage-Temperature":[28],"(PVT)":[29],"variations":[30],"occurring":[31],"on":[32,43,72,78,89,137],"PL":[34,57,74],"are":[36],"meant":[37],"to":[38,65,94,108,114,128,211,228],"ensure":[39],"reliable":[40],"timing":[41,132],"margins":[42,133,207],"FPGA.":[45],"With":[46],"increasing":[47],"power":[48],"densities,":[49],"advanced":[50],"packaging":[51],"techniques":[52],"data-intensive":[59],"computations,":[60],"there":[61],"have":[62],"been":[63],"efforts":[64],"understand":[66],"effects":[68],"voltage":[70,97,176,216],"transients":[71,98],"their":[76],"dependence":[77],"workloads.":[79,101],"In":[80,117],"this":[81],"work,":[82],"we":[83,119],"propose":[84],"scalable":[86,105],"methodology":[87,124],"based":[88],"soft":[90],"digital":[91],"sensor":[92],"(SDS)":[93],"characterize":[95],"on-die":[96],"compute-intensive":[100],"This":[102,139],"method":[103],"is":[104],"with":[106],"respect":[107],"test,":[109],"measurement,":[110],"debugging":[112],"compared":[113],"prior":[115],"work.":[116],"addition,":[118],"show":[120,172],"how":[121],"proposed":[123],"can":[125,140],"be":[126],"extended":[127],"study":[129],"trends":[130],"voltagefrequency":[135],"headroom":[136,191],"FPGAs.":[138],"improve":[141],"energy":[143,231],"efficiency":[144],"designs":[146,197],"running":[147,168],"at":[148],"fixed":[150],"point":[152],"or":[153],"using":[154,182],"dynamic":[155],"voltage-frequency":[156],"scaling.":[157],"Our":[158],"results":[159],"gathered":[160],"from":[161],"AMD":[163],"Versal":[164],"VCK190":[165],"board":[167],"multiple":[169],"highactivity":[170],"workloads":[171],"incidents":[173],"large":[175],"droops":[177],"nearly":[179],"100":[180],"mV":[181],"SDS.":[184],"We":[185],"also":[186],"observe":[187],"between":[188],"18-31%":[189],"frequency":[190,218],"available":[192],"across":[193],"higher":[195],"activity":[196],"analyzed":[198],"in":[199],"presence":[201],"droop":[203],"jitter.":[205],"potentially":[208],"allow":[209],"designers":[210],"reliably":[212],"push":[213],"beyond":[219],"limits":[221],"specified":[222],"by":[223],"vendors,":[226],"leading":[227],"much":[229],"improved":[230],"efficiencies.":[232]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}