{"id":"https://openalex.org/W4311839450","doi":"https://doi.org/10.1109/icfpt56656.2022.9974206","title":"NetPU: Prototyping a Generic Reconfigurable Neural Network Accelerator Architecture","display_name":"NetPU: Prototyping a Generic Reconfigurable Neural Network Accelerator Architecture","publication_year":2022,"publication_date":"2022-12-05","ids":{"openalex":"https://openalex.org/W4311839450","doi":"https://doi.org/10.1109/icfpt56656.2022.9974206"},"language":"en","primary_location":{"id":"doi:10.1109/icfpt56656.2022.9974206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfpt56656.2022.9974206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 International Conference on Field-Programmable Technology (ICFPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100366687","display_name":"Yuhao Liu","orcid":"https://orcid.org/0000-0002-7281-2126"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Yuhao Liu","raw_affiliation_strings":["Center for Advancing Electronics Dresden (CfAED),Chair of Processor Design,Dresden,TU,Germany","Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Dresden, TU, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (CfAED),Chair of Processor Design,Dresden,TU,Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Dresden, TU, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075349265","display_name":"Shubham Rai","orcid":"https://orcid.org/0000-0002-6522-5628"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Shubham Rai","raw_affiliation_strings":["Center for Advancing Electronics Dresden (CfAED),Chair of Processor Design,Dresden,TU,Germany","Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Dresden, TU, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (CfAED),Chair of Processor Design,Dresden,TU,Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Dresden, TU, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028792027","display_name":"Salim Ullah","orcid":"https://orcid.org/0000-0002-9774-9522"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Salim Ullah","raw_affiliation_strings":["Center for Advancing Electronics Dresden (CfAED),Chair of Processor Design,Dresden,TU,Germany","Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Dresden, TU, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (CfAED),Chair of Processor Design,Dresden,TU,Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Dresden, TU, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Center for Advancing Electronics Dresden (CfAED),Chair of Processor Design,Dresden,TU,Germany","Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Dresden, TU, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden (CfAED),Chair of Processor Design,Dresden,TU,Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair of Processor Design, Center for Advancing Electronics Dresden (CfAED), Dresden, TU, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100366687"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.183,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48885757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10876","display_name":"Fault Detection and Control Systems","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7807955145835876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7410493493080139},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6714000701904297},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6690151691436768},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6282503604888916},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.5765263438224792},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5034098029136658},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4600612223148346},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.43635204434394836},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.4297095537185669},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41836920380592346},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.35564136505126953},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23716506361961365}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7807955145835876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7410493493080139},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6714000701904297},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6690151691436768},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6282503604888916},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.5765263438224792},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5034098029136658},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4600612223148346},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.43635204434394836},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.4297095537185669},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41836920380592346},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.35564136505126953},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23716506361961365},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icfpt56656.2022.9974206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icfpt56656.2022.9974206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 International Conference on Field-Programmable Technology (ICFPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1973695593","https://openalex.org/W2565125333","https://openalex.org/W2586654419"],"related_works":["https://openalex.org/W3166559827","https://openalex.org/W2150194641","https://openalex.org/W2169423330","https://openalex.org/W2250451487","https://openalex.org/W4281927116","https://openalex.org/W1518009538","https://openalex.org/W2153605561","https://openalex.org/W4311839450","https://openalex.org/W2182914064","https://openalex.org/W3174095486"],"abstract_inverted_index":{"FPGA-based":[0],"Neural":[1],"Network":[2],"(NN)":[3],"accelerator":[4],"is":[5],"a":[6,53,118],"rapidly":[7],"advancing":[8],"subject":[9],"in":[10],"recent":[11],"research.":[12],"Related":[13],"works":[14],"can":[15,116],"be":[16,117],"classified":[17],"as":[18,125],"two":[19],"hardware":[20,49],"architectures:":[21],"i)":[22],"Heterogeneous":[23],"Streaming":[24],"Dataflow":[25],"(HSD)":[26],"architecture":[27,36,64,92,103],"and":[28,46],"ii)":[29],"Processing":[30],"Element":[31],"Matrix":[32],"(PEM)":[33],"architecture.":[34,110],"HSD":[35,91,109],"explores":[37],"the":[38,44,75,80,84,90,108,112,126],"reconfigurability":[39],"of":[40,48,129],"FPGAs":[41],"to":[42,51],"support":[43,68],"customization":[45],"optimization":[47],"design":[50],"implement":[52],"complete":[54],"network":[55,71],"on":[56,79],"FPGA":[57,81],"for":[58,69,121],"one":[59],"given":[60],"trained":[61],"model.":[62],"PEM":[63,102],"achieves":[65],"relatively":[66],"generic":[67],"different":[70],"models,":[72],"essentially":[73],"implementing":[74],"neuron":[76],"processing":[77],"modules":[78],"scheduled":[82],"by":[83],"runtime":[85,98,113],"software":[86,99,114],"environment.":[87],"In":[88],"summary,":[89],"requires":[93],"more":[94],"resources":[95,106],"with":[96],"simplified":[97],"control.":[100],"The":[101],"consumes":[104],"fewer":[105],"than":[107],"However,":[111],"environment":[115],"heavy":[119],"payload":[120],"lightweight":[122],"systems,":[123],"such":[124],"low-power":[127],"microcontroller":[128],"IoT":[130],"or":[131],"edge":[132],"devices.":[133]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}